{"id":"https://openalex.org/W2068498651","doi":"https://doi.org/10.1145/1840845.1840936","title":"Wakeup synthesis and its buffered tree construction for power gating circuit designs","display_name":"Wakeup synthesis and its buffered tree construction for power gating circuit designs","publication_year":2010,"publication_date":"2010-08-18","ids":{"openalex":"https://openalex.org/W2068498651","doi":"https://doi.org/10.1145/1840845.1840936","mag":"2068498651"},"language":"en","primary_location":{"id":"doi:10.1145/1840845.1840936","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1840845.1840936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108744170","display_name":"Seungwhun Paik","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seungwhun Paik","raw_affiliation_strings":["KAIST, Daejeon, South Korea","Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100704251","display_name":"Sangmin Kim","orcid":"https://orcid.org/0009-0009-8366-6759"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangmin Kim","raw_affiliation_strings":["KAIST, Daejeon, South Korea","Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["KAIST, Daejeon, South Korea","Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8828,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77649044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"413","last_page":"418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9688974022865295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6446874737739563},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.606223464012146},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.515907883644104},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5140987038612366},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.49739721417427063},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.41043734550476074},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34687936305999756},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3296334147453308},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32431167364120483},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2698485851287842},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1943003237247467},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1862345039844513},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15106841921806335},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14093998074531555},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.13693556189537048},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13653278350830078},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.13497033715248108},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09904024004936218},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09209129214286804}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9688974022865295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6446874737739563},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.606223464012146},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.515907883644104},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5140987038612366},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.49739721417427063},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.41043734550476074},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34687936305999756},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3296334147453308},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32431167364120483},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2698485851287842},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1943003237247467},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1862345039844513},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15106841921806335},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14093998074531555},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.13693556189537048},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13653278350830078},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.13497033715248108},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09904024004936218},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09209129214286804},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1840845.1840936","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1840845.1840936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1503103436","https://openalex.org/W1535830875","https://openalex.org/W1582019256","https://openalex.org/W2017370932","https://openalex.org/W2065120607","https://openalex.org/W2067039297","https://openalex.org/W2121225064","https://openalex.org/W2123882586","https://openalex.org/W2127039903","https://openalex.org/W2130968703","https://openalex.org/W2139542266","https://openalex.org/W2143372315","https://openalex.org/W2173522374"],"related_works":["https://openalex.org/W2416253771","https://openalex.org/W2998118341","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W229101532"],"abstract_inverted_index":{"A":[0],"power":[1,170],"gating":[2,171],"circuit":[3,172],"suffers":[4],"from":[5],"large":[6],"amount":[7],"of":[8,37,88,169,180,205],"rush":[9,40,53,100],"current":[10,41,54,101],"when":[11,16],"it":[12],"wakes":[13],"up,":[14],"especially":[15],"all":[17],"switch":[18,29,69,90,141],"cells":[19],"are":[20,124,139,159],"turned":[21,32],"on":[22,33,203],"at":[23],"the":[24,39,52,82,92,105,143,148,196],"same":[25],"time.":[26],"If":[27],"each":[28,68,89],"cell":[30,70],"is":[31,46,71,79,94,102,109,115,133,150,199,213],"in":[34,48,187],"different":[35],"instant":[36],"time,":[38],"can":[42,55],"be":[43,56],"reduced.":[44],"It":[45],"shown":[47],"this":[49],"paper":[50],"that":[51,76,108,165,195],"reduced":[57,200],"even":[58],"more":[59],"if":[60],"signal":[61,65,86,122,136],"transition":[62],"time":[63,84,120],"(or":[64],"slew)":[66],"to":[67,80,95,146],"adjusted.":[72],"The":[73,111,117,152],"wakeup":[74,97,135,153,183,197],"synthesis":[75,113,144,154],"we":[77],"define":[78],"determine":[81],"turn-on":[83,119],"and":[85,121,137,155,176],"slew":[87,123],"cell;":[91],"goal":[93],"minimize":[96],"delay":[98,198],"while":[99],"kept":[103],"below":[104],"maximum":[106],"value":[107],"allowed.":[110],"corresponding":[112],"algorithm":[114,145],"proposed.":[116,151],"determined":[118],"implemented":[125],"using":[126],"a":[127,131,134,162,167,178],"buffered":[128,156],"tree,":[129],"where":[130],"source":[132],"sinks":[138],"multiple":[140],"cells;":[142],"generate":[147],"tree":[149,157],"construction":[158],"integrated":[160],"into":[161],"design":[163],"flow":[164],"receives":[166],"netlist":[168,181],"as":[173],"an":[174,188],"input":[175],"produces":[177],"layout":[179],"with":[182,209],"network":[184],"embedded.":[185],"Experiments":[186],"industrial":[189],"1.1":[190],"V,":[191],"45-nm":[192],"technology":[193],"demonstrate":[194],"by":[201],"43%":[202],"average":[204],"example":[206],"circuits":[207],"compared":[208],"2-pass":[210],"turn-on,":[211],"which":[212],"widely":[214],"used.":[215]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}