{"id":"https://openalex.org/W2136316949","doi":"https://doi.org/10.1145/1840845.1840931","title":"An energy efficient cache design using spin torque transfer (STT) RAM","display_name":"An energy efficient cache design using spin torque transfer (STT) RAM","publication_year":2010,"publication_date":"2010-08-18","ids":{"openalex":"https://openalex.org/W2136316949","doi":"https://doi.org/10.1145/1840845.1840931","mag":"2136316949"},"language":"en","primary_location":{"id":"doi:10.1145/1840845.1840931","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1840845.1840931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054909114","display_name":"Mitchelle Rasquinha","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mitchelle Rasquinha","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","School of ECE, Georgia Institute of Technology,Atlanta,GA,30332"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology,Atlanta,GA,30332","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046749324","display_name":"Dhruv Choudhary","orcid":"https://orcid.org/0000-0002-4520-765X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dhruv Choudhary","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","School of ECE, Georgia Institute of Technology,Atlanta,GA,30332"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology,Atlanta,GA,30332","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103573745","display_name":"Subho Chatterjee","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subho Chatterjee","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","School of ECE, Georgia Institute of Technology,Atlanta,GA,30332"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology,Atlanta,GA,30332","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","School of ECE, Georgia Institute of Technology,Atlanta,GA,30332"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology,Atlanta,GA,30332","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111855694","display_name":"Sudhakar Yalamanchili","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Yalamanchili","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","School of ECE, Georgia Institute of Technology,Atlanta,GA,30332"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology,Atlanta,GA,30332","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":5.7385,"has_fulltext":false,"cited_by_count":101,"citation_normalized_percentile":{"value":0.96578597,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"389","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9264452457427979},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7051764726638794},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6374150514602661},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.6180841326713562},{"id":"https://openalex.org/keywords/spin-transfer-torque","display_name":"Spin-transfer torque","score":0.6112380623817444},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5631700754165649},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5372177958488464},{"id":"https://openalex.org/keywords/torque","display_name":"Torque","score":0.5286581516265869},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.48205098509788513},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.4736657738685608},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45782217383384705},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4416189193725586},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43404823541641235},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4333212077617645},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4317224621772766},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4289543926715851},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4117441177368164},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32049888372421265},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30213767290115356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23711052536964417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2276715338230133},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06789606809616089}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9264452457427979},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7051764726638794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6374150514602661},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.6180841326713562},{"id":"https://openalex.org/C609986","wikidata":"https://www.wikidata.org/wiki/Q844840","display_name":"Spin-transfer torque","level":4,"score":0.6112380623817444},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5631700754165649},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5372177958488464},{"id":"https://openalex.org/C144171764","wikidata":"https://www.wikidata.org/wiki/Q48103","display_name":"Torque","level":2,"score":0.5286581516265869},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.48205098509788513},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.4736657738685608},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45782217383384705},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4416189193725586},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43404823541641235},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4333212077617645},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4317224621772766},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4289543926715851},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4117441177368164},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32049888372421265},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30213767290115356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23711052536964417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2276715338230133},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06789606809616089},{"id":"https://openalex.org/C115260700","wikidata":"https://www.wikidata.org/wiki/Q11408","display_name":"Magnetic field","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C32546565","wikidata":"https://www.wikidata.org/wiki/Q856711","display_name":"Magnetization","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1840845.1840931","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1840845.1840931","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.457.8639","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.457.8639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://smartech.gatech.edu/xmlui/bitstream/handle/1853/42715/Rasquinha_Mitchelle_Ml_201112_mast.pdf","raw_type":"text"},{"id":"pmh:oai:smartech.gatech.edu:1853/42715","is_oa":false,"landing_page_url":"http://hdl.handle.net/1853/42715","pdf_url":null,"source":{"id":"https://openalex.org/S4377196313","display_name":"SMARTech Repository (Georgia Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I130701444","host_organization_name":"Georgia Institute of Technology","host_organization_lineage":["https://openalex.org/I130701444"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Thesis"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W135752999","https://openalex.org/W1983096721","https://openalex.org/W2045110768","https://openalex.org/W2048588974","https://openalex.org/W2064977311","https://openalex.org/W2072730350","https://openalex.org/W2077125610","https://openalex.org/W2091543824","https://openalex.org/W2102449048","https://openalex.org/W2116826022","https://openalex.org/W2126112620","https://openalex.org/W2142571770","https://openalex.org/W2148831941","https://openalex.org/W2156159026","https://openalex.org/W2162474888","https://openalex.org/W2543205889","https://openalex.org/W3137284226"],"related_works":["https://openalex.org/W2783549708","https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2208608937","https://openalex.org/W1744689038"],"abstract_inverted_index":{"The":[0],"on-chip":[1],"memory":[2,27],"is":[3,63],"a":[4,23,30,46,60,94],"dominant":[5],"source":[6],"of":[7,22,51,66,91,96],"power":[8],"and":[9,14],"energy":[10,50,58,78,86],"consumption":[11],"in":[12,48,84],"modern":[13],"future":[15],"processors.":[16],"This":[17],"paper":[18],"explores":[19],"the":[20,56,88],"use":[21],"new":[24],"emerging":[25],"non-volatile":[26],"technology":[28],"as":[29],"replacement":[31],"for":[32,59],"SRAM":[33],"based":[34],"lower":[35],"level":[36],"caches":[37],"-":[38],"Spin":[39],"Torque":[40],"Transfer(STT)":[41],"RAM.":[42],"While":[43],"STTRAM":[44],"achieves":[45],"reduction":[47,83],"leakage":[49],"90%":[52],"compared":[53],"to":[54,74,98],"SRAM,":[55],"dynamic":[57,77,85],"write":[61],"operation":[62],"2X":[64],"that":[65],"SRAM.":[67],"Consequently,":[68],"we":[69],"propose":[70],"additional":[71],"microarchitectural":[72],"optimizations":[73],"reduce":[75],"overall":[76],"which":[79],"achieve":[80],"an":[81],"average":[82],"over":[87],"base":[89],"case":[90],"30%":[92],"with":[93],"range":[95],"16%":[97],"60%":[99],"across":[100],"10":[101],"benchmarks.":[102]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":14},{"year":2016,"cited_by_count":19},{"year":2015,"cited_by_count":14},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}