{"id":"https://openalex.org/W2155861026","doi":"https://doi.org/10.1145/1838002.1838031","title":"Efficient resource utilization of FPGAs","display_name":"Efficient resource utilization of FPGAs","publication_year":2009,"publication_date":"2009-12-16","ids":{"openalex":"https://openalex.org/W2155861026","doi":"https://doi.org/10.1145/1838002.1838031","mag":"2155861026"},"language":"en","primary_location":{"id":"doi:10.1145/1838002.1838031","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1838002.1838031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Frontiers of Information Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014300274","display_name":"Kashif Latif","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kashif Latif","raw_affiliation_strings":["National University of Science & Technology, Karachi, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Science & Technology, Karachi, Pakistan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101613855","display_name":"Arshad Aziz","orcid":"https://orcid.org/0000-0002-5085-7382"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arshad Aziz","raw_affiliation_strings":["National University of Science & Technology, Karachi, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Science & Technology, Karachi, Pakistan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044742393","display_name":"Athar Mahboob","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Athar Mahboob","raw_affiliation_strings":["National University of Science & Technology, Karachi, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National University of Science & Technology, Karachi, Pakistan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5362,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70051098,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7986806631088257},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7381912469863892},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5862732529640198},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5388761162757874},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5202375650405884},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49823856353759766},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48680707812309265},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4733410179615021},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.46581175923347473},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46264517307281494},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4491616487503052},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32314246892929077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1408258080482483},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10309299826622009},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09866496920585632}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7986806631088257},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7381912469863892},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5862732529640198},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5388761162757874},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5202375650405884},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49823856353759766},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48680707812309265},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4733410179615021},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.46581175923347473},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46264517307281494},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4491616487503052},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32314246892929077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1408258080482483},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10309299826622009},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09866496920585632},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1838002.1838031","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1838002.1838031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 7th International Conference on Frontiers of Information Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1497276254","https://openalex.org/W6629651896"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2362169398","https://openalex.org/W2601586183","https://openalex.org/W2139353707"],"abstract_inverted_index":{"With":[0],"growing":[1],"use":[2],"of":[3,22,52,77],"FPGAs":[4],"it":[5],"is":[6],"becoming":[7],"more":[8,10,41],"and":[9,16,28,46,49,65,80,88,106],"crucial":[11],"that":[12],"how":[13],"to":[14,34,92,100],"effectively":[15,93],"efficiently":[17],"utilize":[18,94],"the":[19,44,53,71,95,103,108],"internal":[20],"resources":[21,97],"these":[23],"devices.":[24],"Normal":[25],"coding":[26],"techniques":[27,91],"synthesis":[29],"tools":[30],"implement":[31],"every":[32],"logic":[33],"a":[35],"LUT":[36],"based":[37],"architecture.":[38],"Which":[39,57],"utilizes":[40],"area":[42,51,109],"on":[43],"chip":[45,54],"some":[47,90],"fast":[48],"dedicated":[50],"remain":[55,73],"unutilized.":[56],"in":[58,61,75,98],"turn":[59],"results":[60],"slow":[62],"clock":[63,104],"rates":[64,105],"bigger":[66],"critical":[67],"path":[68],"lengths,":[69],"hence":[70],"design":[72],"inefficient":[74],"terms":[76],"both":[78],"speed":[79,101],"area.":[81],"In":[82],"this":[83],"paper":[84],"we":[85],"will":[86],"present":[87],"discuss":[89],"FPGA":[96],"order":[99],"up":[102],"reduce":[107],"utilization.":[110]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}