{"id":"https://openalex.org/W2046098908","doi":"https://doi.org/10.1145/1837274.1837501","title":"Behavior-level yield enhancement approach for large-scaled analog circuits","display_name":"Behavior-level yield enhancement approach for large-scaled analog circuits","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2046098908","doi":"https://doi.org/10.1145/1837274.1837501","mag":"2046098908"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837501","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068660813","display_name":"Chin-Cheng Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chin-Cheng Kuo","raw_affiliation_strings":["National Central University, Jung-Li City, Taiwan, ROC","Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central University, Jung-Li City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006232460","display_name":"Yen\u2010Lung Chen","orcid":"https://orcid.org/0000-0003-1580-9139"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Lung Chen","raw_affiliation_strings":["National Central University, Jung-Li City, Taiwan, ROC","Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central University, Jung-Li City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087884594","display_name":"I-Ching Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"I-Ching Tsai","raw_affiliation_strings":["National Central University, Jung-Li City, Taiwan, ROC","Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central University, Jung-Li City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027034007","display_name":"Li-Yu Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Li-Yu Chan","raw_affiliation_strings":["National Central University, Jung-Li City, Taiwan, ROC","Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central University, Jung-Li City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Jimmy Liu","raw_affiliation_strings":["National Central University, Jung-Li City, Taiwan, ROC","Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Central University, Jung-Li City, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of EE, National Central University, Jung-Li City, 320, Taiwan, ROC","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.11431709,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"903","last_page":"908"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8567972183227539},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.7022615075111389},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5863415002822876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5809404850006104},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5591285228729248},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.5033723711967468},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.49881577491760254},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4979374408721924},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4808255434036255},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.47716373205184937},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4612615704536438},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4322524964809418},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3600810766220093},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3195517361164093},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17180567979812622},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14039090275764465},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.0698871910572052}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8567972183227539},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.7022615075111389},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5863415002822876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5809404850006104},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5591285228729248},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.5033723711967468},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.49881577491760254},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4979374408721924},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4808255434036255},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.47716373205184937},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4612615704536438},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4322524964809418},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3600810766220093},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3195517361164093},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17180567979812622},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14039090275764465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0698871910572052},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1837274.1837501","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837501","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8495801895","display_name":null,"funder_award_id":"NSC98-2221-E-008-090","funder_id":"https://openalex.org/F4320321040","funder_display_name":"National Science Council"}],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W150986239","https://openalex.org/W1562942484","https://openalex.org/W1985691370","https://openalex.org/W1998752433","https://openalex.org/W2032948898","https://openalex.org/W2104339053","https://openalex.org/W2105214055","https://openalex.org/W2116235542","https://openalex.org/W2117564662","https://openalex.org/W2121112734","https://openalex.org/W2127567917","https://openalex.org/W2129898575","https://openalex.org/W2130028907","https://openalex.org/W2140825526","https://openalex.org/W2142049768","https://openalex.org/W2144133630","https://openalex.org/W2145686284","https://openalex.org/W2146316319","https://openalex.org/W2155822382","https://openalex.org/W2162964517","https://openalex.org/W2165793843","https://openalex.org/W3099514962"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2375192119"],"abstract_inverted_index":{"In":[0,34],"traditional":[1],"yield":[2,51,111],"enhancement":[3,52,112],"approaches,":[4],"a":[5,27,58,70,145],"lot":[6],"of":[7,49,124,135],"computation":[8,39],"efforts":[9],"have":[10],"to":[11,15,36,44,68,87,95,107,157],"be":[12,153],"paid":[13],"first":[14],"find":[16,69],"the":[17,21,38,50,76,89,109,116,121,127,138],"feasible":[18,77],"regions":[19],"and":[20],"Pareto":[22],"fronts,":[23],"which":[24],"will":[25],"become":[26],"heavy":[28],"cost":[29],"for":[30],"large":[31],"analog":[32,162],"circuits.":[33],"order":[35],"reduce":[37],"efforts,":[40],"this":[41,149],"work":[42],"tries":[43],"finish":[45],"all":[46],"iteration":[47],"steps":[48],"flow":[53],"at":[54,92],"behavior":[55],"level.":[56],"First,":[57],"novel":[59],"force-directed":[60],"nominal":[61,72],"point":[62,73],"moving":[63],"(NPM)":[64],"algorithm":[65],"is":[66,85,104,131],"proposed":[67,86,106],"better":[71,165],"without":[74],"building":[75],"regions.":[78],"Then,":[79],"an":[80],"equation-based":[81],"behavior-level":[82,96,100,150],"sizing":[83,122,129,136],"approach":[84,151],"map":[88],"NPM":[90],"results":[91],"performance":[93],"level":[94],"parameters.":[97],"A":[98],"fast":[99],"Monte":[101],"Carlo":[102],"simulation":[103],"also":[105],"shorten":[108],"iterative":[110],"flow.":[113],"Finally,":[114],"using":[115],"obtained":[117],"behavioral":[118],"parameters":[119],"as":[120],"targets":[123],"each":[125],"sub-block,":[126],"device":[128],"time":[130],"significantly":[132],"reduced":[133],"instead":[134],"from":[137],"system-level":[139],"specifications":[140],"directly.":[141],"As":[142],"demonstrated":[143],"on":[144],"complex":[146],"CPPLL":[147],"design,":[148],"could":[152],"another":[154],"efficient":[155],"methodology":[156],"help":[158],"designers":[159],"improve":[160],"their":[161],"circuits":[163],"toward":[164],"yield.":[166]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}