{"id":"https://openalex.org/W2100550266","doi":"https://doi.org/10.1145/1837274.1837489","title":"What input-language is the best choice for high level synthesis (HLS)?","display_name":"What input-language is the best choice for high level synthesis (HLS)?","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2100550266","doi":"https://doi.org/10.1145/1837274.1837489","mag":"2100550266"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837489","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066834231","display_name":"D.D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]},{"id":"https://openalex.org/I4210137750","display_name":"UC Irvine Health","ror":"https://ror.org/03fgher32","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210137750"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dan Gajski","raw_affiliation_strings":["UC Irvine, Irvine CA","UC: Irvine, Irvine, CA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UC Irvine, Irvine CA","institution_ids":["https://openalex.org/I4210137750"]},{"raw_affiliation_string":"UC: Irvine, Irvine, CA#TAB#","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113456715","display_name":"Todd Austin","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Todd Austin","raw_affiliation_strings":["Univ. of Michigan, Ann Arbor, MI","University of Michigan,Ann Arbor,MI"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Michigan, Ann Arbor, MI","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan,Ann Arbor,MI","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017196490","display_name":"Steve Svoboda","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Svoboda","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0528,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.76203755,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"857","last_page":"858"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9853000044822693,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9250845313072205},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6984570026397705},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6284421682357788},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6136924624443054},{"id":"https://openalex.org/keywords/transparency","display_name":"Transparency (behavior)","score":0.48233386874198914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35620081424713135},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.34114208817481995},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.32654109597206116},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3242824077606201},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14406520128250122},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.12795951962471008}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9250845313072205},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6984570026397705},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6284421682357788},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6136924624443054},{"id":"https://openalex.org/C2780233690","wikidata":"https://www.wikidata.org/wiki/Q535347","display_name":"Transparency (behavior)","level":2,"score":0.48233386874198914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35620081424713135},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.34114208817481995},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.32654109597206116},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3242824077606201},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14406520128250122},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.12795951962471008}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1837274.1837489","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1831349210","https://openalex.org/W3206586607","https://openalex.org/W2612099726","https://openalex.org/W2802530065","https://openalex.org/W1603163876"],"abstract_inverted_index":{"As":[0],"of":[1,5,37,47,90,106],"2010,":[2],"over":[3],"30":[4],"the":[6,28,33,45,62,104],"world's":[7],"top":[8],"semiconductor":[9],"/":[10],"systems":[11],"companies":[12,65,108],"have":[13],"adopted":[14],"HLS.":[15],"In":[16],"2009,":[17],"SOCs":[18],"tape-outs":[19],"containing":[20],"IPs":[21],"developed":[22],"using":[23],"HLS":[24,38],"exceeded":[25],"50":[26],"for":[27],"first":[29],"time.":[30],"Now":[31],"that":[32,95],"practicality":[34],"and":[35,83,100,113],"value":[36],"is":[39,54],"established,":[40],"engineers":[41],"are":[42],"turning":[43],"to":[44,85],"question":[46],"\"what":[48],"input-language":[49],"works":[50],"best?\"":[51],"The":[52],"answer":[53],"critical":[55],"because":[56],"it":[57],"drives":[58],"key":[59],"decisions":[60],"regarding":[61],"tool/methodology":[63],"infrastructure":[64],"will":[66],"create":[67],"around":[68],"this":[69],"new":[70],"flow.":[71],"ANSI-C/C++":[72],"advocates":[73,79],"cite":[74],"ease-of-learning,":[75],"simulation":[76],"speed.":[77],"SystemC":[78],"make":[80],"similar":[81],"claims,":[82],"point":[84],"SystemC's":[86],"hardware-oriented":[87],"features.":[88],"Proponents":[89],"BSV":[91],"(Bluespec":[92],"SystemVerilog)":[93],"claim":[94],"language":[96],"enhances":[97],"architectural":[98],"transparency":[99],"control.":[101],"To":[102],"maximize":[103],"benefits":[105],"HLS,":[107],"must":[109],"consider":[110],"many":[111],"factors":[112],"tradeoffs.":[114]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}