{"id":"https://openalex.org/W2086855053","doi":"https://doi.org/10.1145/1837274.1837473","title":"RDE-based transistor-level gate simulation for statistical static timing analysis","display_name":"RDE-based transistor-level gate simulation for statistical static timing analysis","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2086855053","doi":"https://doi.org/10.1145/1837274.1837473","mag":"2086855053"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837473","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008743951","display_name":"Qin Tang","orcid":"https://orcid.org/0000-0001-9296-4074"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Qin Tang","raw_affiliation_strings":["Delft University of Technology","Circuits and Systems Group, Delft University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019444861","display_name":"Amir Zjajo","orcid":"https://orcid.org/0000-0002-0716-8186"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Amir Zjajo","raw_affiliation_strings":["Delft University of Technology","Circuits and Systems Group, Delft University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073997222","display_name":"M.R.C.M. Berkelaar","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Michel Berkelaar","raw_affiliation_strings":["Delft University of Technology","Circuits and Systems Group, Delft University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021292650","display_name":"Nick van der Meijs","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Nick van der Meijs","raw_affiliation_strings":["Delft University of Technology","Circuits and Systems Group, Delft University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Circuits and Systems Group, Delft University of Technology","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8253,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.9360272,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"787","last_page":"792"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6453818678855896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5916679501533508},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4839525520801544},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.471630334854126},{"id":"https://openalex.org/keywords/statistical-analysis","display_name":"Statistical analysis","score":0.4575343430042267},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.453057199716568},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29837659001350403},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21276122331619263},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.178998202085495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15801799297332764},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13096269965171814},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1276969015598297},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06095471978187561}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6453818678855896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5916679501533508},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4839525520801544},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.471630334854126},{"id":"https://openalex.org/C2986587452","wikidata":"https://www.wikidata.org/wiki/Q938438","display_name":"Statistical analysis","level":2,"score":0.4575343430042267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.453057199716568},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29837659001350403},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21276122331619263},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.178998202085495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15801799297332764},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13096269965171814},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1276969015598297},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06095471978187561}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1837274.1837473","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1963923972","https://openalex.org/W1988093952","https://openalex.org/W2031705561","https://openalex.org/W2102408493","https://openalex.org/W2106251971","https://openalex.org/W2112679070","https://openalex.org/W2120385825","https://openalex.org/W2134067926","https://openalex.org/W2142202849","https://openalex.org/W2142659896","https://openalex.org/W2154680820","https://openalex.org/W2155302120","https://openalex.org/W2156480805","https://openalex.org/W2157024459","https://openalex.org/W3103339143","https://openalex.org/W3143002681","https://openalex.org/W4231279405","https://openalex.org/W4232331027","https://openalex.org/W4238749172","https://openalex.org/W4239481137"],"related_works":["https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W4229446324","https://openalex.org/W2794688131","https://openalex.org/W2136310485","https://openalex.org/W2014777185","https://openalex.org/W2158805860","https://openalex.org/W2029945169","https://openalex.org/W2096895065","https://openalex.org/W2588941787"],"abstract_inverted_index":{"Existing":[0],"industry-practice":[1],"statistical":[2,42,71,94],"static":[3],"timing":[4],"analysis":[5,43,56,115],"(SSTA)":[6],"engines":[7],"use":[8],"black-box":[9],"gate-level":[10],"models":[11],"for":[12,74],"standard":[13],"cells,":[14],"which":[15,88],"have":[16],"accuracy":[17,64],"problems":[18],"as":[19,21],"well":[20],"require":[22],"massive":[23],"amounts":[24],"of":[25,104,112],"CPU":[26],"time":[27,125],"in":[28],"Monte-Carlo":[29],"(MC)":[30],"simulation.":[31],"In":[32,58],"this":[33],"paper":[34],"we":[35,67],"present":[36],"a":[37,69],"new":[38,85],"transistor-level":[39],"non-Monte":[40],"Carlo":[41],"method":[44,121],"based":[45],"on":[46],"solving":[47],"random":[48],"differential":[49],"equations":[50],"(RDE)":[51],"computed":[52],"from":[53],"modified":[54],"nodal":[55],"(MNA).":[57],"order":[59],"to":[60],"maintain":[61],"both":[62,91,123],"high":[63],"and":[65,77,96,100,106,127],"efficiency,":[66],"introduce":[68],"simplified":[70],"transistor":[72],"model":[73,80],"45nm":[75],"technology":[76],"below.":[78],"The":[79,102],"is":[81,122],"combined":[82],"with":[83],"our":[84],"simulation-like":[86],"engine":[87],"can":[89],"do":[90],"implicit":[92],"non-MC":[93],"simulation":[95,98],"deterministic":[97],"fast":[99],"accurately.":[101],"statistics":[103],"delay":[105],"slew":[107],"are":[108],"calculated":[109],"by":[110],"means":[111],"the":[113,119],"proposed":[114,120],"method.":[116],"Experiments":[117],"show":[118],"run":[124],"efficient":[126],"very":[128],"accurate.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}