{"id":"https://openalex.org/W2164386555","doi":"https://doi.org/10.1145/1837274.1837432","title":"Circuit modeling for practical many-core architecture design exploration","display_name":"Circuit modeling for practical many-core architecture design exploration","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2164386555","doi":"https://doi.org/10.1145/1837274.1837432","mag":"2164386555"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837432","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111922010","display_name":"Dean N. Truong","orcid":null},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dean N. Truong","raw_affiliation_strings":["University of California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058921665","display_name":"Bevan Baas","orcid":null},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bevan M. Baas","raw_affiliation_strings":["University of California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.506,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69451673,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"627","last_page":"628"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7963546514511108},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7733231782913208},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6891766786575317},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.5635562539100647},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5176703929901123},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.47200560569763184},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.45866337418556213},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45729127526283264},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.45124930143356323},{"id":"https://openalex.org/keywords/applications-architecture","display_name":"Applications architecture","score":0.44992363452911377},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4211042523384094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39360809326171875},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3853001296520233},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.37064820528030396},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3635147213935852},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1784450113773346},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1606546938419342}],"concepts":[{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7963546514511108},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7733231782913208},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6891766786575317},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.5635562539100647},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5176703929901123},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.47200560569763184},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.45866337418556213},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45729127526283264},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.45124930143356323},{"id":"https://openalex.org/C41065761","wikidata":"https://www.wikidata.org/wiki/Q2193309","display_name":"Applications architecture","level":4,"score":0.44992363452911377},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4211042523384094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39360809326171875},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3853001296520233},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.37064820528030396},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3635147213935852},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1784450113773346},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1606546938419342},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1837274.1837432","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1573775657","https://openalex.org/W2001688233","https://openalex.org/W2053373629","https://openalex.org/W2107444458","https://openalex.org/W2115611348","https://openalex.org/W2158443804","https://openalex.org/W2166151045","https://openalex.org/W4205649155"],"related_works":["https://openalex.org/W4238407057","https://openalex.org/W2976480616","https://openalex.org/W2372256883","https://openalex.org/W2347578210","https://openalex.org/W2902876962","https://openalex.org/W2096603828","https://openalex.org/W2129245097","https://openalex.org/W1559164516","https://openalex.org/W2354797847","https://openalex.org/W2163512324"],"abstract_inverted_index":{"Current":[0],"tools":[1],"for":[2,9],"computer":[3,35],"architecture":[4,24,36],"design":[5,30],"lack":[6],"standard":[7],"support":[8],"multi-":[10],"and":[11],"many-core":[12],"development.":[13],"We":[14],"propose":[15],"using":[16],"circuit":[17,28],"models":[18],"to":[19,25,33,47],"describe":[20],"the":[21],"multiple":[22],"processor":[23],"motivate":[26],"a":[27,34],"based":[29],"approach":[31],"applied":[32],"problem.":[37],"A":[38],"test":[39],"chip":[40],"with":[41],"DVFS":[42],"capable":[43],"processors":[44],"is":[45],"used":[46],"explore":[48],"our":[49],"ideas":[50],"through":[51],"software":[52],"implementation.":[53]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}