{"id":"https://openalex.org/W2051485741","doi":"https://doi.org/10.1145/1837274.1837421","title":"Eyecharts","display_name":"Eyecharts","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2051485741","doi":"https://doi.org/10.1145/1837274.1837421","mag":"2051485741"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837421","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084229134","display_name":"Puneet Gupta","orcid":"https://orcid.org/0000-0002-6188-1134"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Puneet Gupta","raw_affiliation_strings":["University of California, Los Angeles"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["University of California, San Diego"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013853869","display_name":"Amarnath Kasibhatla","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amarnath Kasibhatla","raw_affiliation_strings":["University of California, Los Angeles"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075469133","display_name":"Puneet Sharma","orcid":"https://orcid.org/0000-0002-7522-6480"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Puneet Sharma","raw_affiliation_strings":["Freescale Semiconductor","Freescale Semiconductor,"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor,","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5084229134"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.8808,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.7728039,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"597","last_page":"602"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.900922417640686},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.7271257042884827},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6348126530647278},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6195099353790283},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5190808773040771},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42883315682411194},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4205370843410492},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41038402915000916},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3741095960140228},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3733212351799011},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31159865856170654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22792431712150574},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16964805126190186},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14440247416496277}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.900922417640686},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.7271257042884827},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6348126530647278},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6195099353790283},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5190808773040771},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42883315682411194},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4205370843410492},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41038402915000916},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3741095960140228},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3733212351799011},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31159865856170654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22792431712150574},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16964805126190186},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14440247416496277},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1837274.1837421","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837421","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1569550779","https://openalex.org/W1990053967","https://openalex.org/W2097749440","https://openalex.org/W2100379261","https://openalex.org/W2102726266","https://openalex.org/W2110811521","https://openalex.org/W2114344835","https://openalex.org/W2114888160","https://openalex.org/W2126900479","https://openalex.org/W2128306262","https://openalex.org/W2131172683","https://openalex.org/W2131729827","https://openalex.org/W2133390788","https://openalex.org/W2136569261","https://openalex.org/W2138916868","https://openalex.org/W2139344695","https://openalex.org/W2140984465","https://openalex.org/W2141907973","https://openalex.org/W2154011141","https://openalex.org/W2154270708","https://openalex.org/W2160252016","https://openalex.org/W2161510137","https://openalex.org/W2167566128","https://openalex.org/W2170925473","https://openalex.org/W2172629440","https://openalex.org/W2341171179","https://openalex.org/W3217272585","https://openalex.org/W6679845086"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2131215816"],"abstract_inverted_index":{"Discrete":[0],"gate":[1,30,92,102,116],"sizing":[2,31,93,103,111,117,124],"is":[3],"one":[4],"of":[5,48,52,56,70,89,100,110],"the":[6,37,46,54,57,87,98],"most":[7],"commonly":[8],"used,":[9],"flexible,":[10],"and":[11,107,113,143,150],"powerful":[12],"techniques":[13],"for":[14,147],"digital":[15],"circuit":[16,151],"optimization.":[17],"The":[18],"underlying":[19],"problem":[20],"has":[21,43],"been":[22,34],"proven":[23],"to":[24,64,77],"be":[25,130],"NP-hard":[26],"[1].":[27],"Several":[28],"(suboptimal)":[29],"heuristics":[32],"have":[33],"proposed":[35,58],"over":[36],"past":[38],"two":[39],"decades,":[40],"but":[41],"research":[42],"suffered":[44],"from":[45],"lack":[47],"any":[49],"systematic":[50,106],"way":[51],"assessing":[53],"quality":[55],"algorithms.":[59,94],"We":[60,85],"develop":[61],"a":[62,75],"method":[63,76],"generate":[65],"benchmark":[66],"circuits":[67],"(called":[68],"eyecharts)":[69],"arbitrary":[71],"size":[72],"along":[73],"with":[74],"compute":[78],"their":[79],"optimal":[80],"solutions":[81],"using":[82],"dynamic":[83],"programming.":[84],"evaluate":[86],"suboptimalities":[88],"some":[90],"popular":[91],"Eyecharts":[95],"help":[96],"diagnose":[97],"weaknesses":[99],"existing":[101],"algorithms,":[104,112],"enable":[105],"quantitative":[108],"comparison":[109],"catalyze":[114],"further":[115],"research.":[118],"Our":[119],"results":[120],"show":[121],"that":[122],"common":[123],"methods":[125],"(including":[126],"commercial":[127],"tools)":[128],"can":[129],"suboptimal":[131],"by":[132],"as":[133,135],"much":[134],"54%":[136],"(V":[137],"t":[138],"-assignment),":[139],"46%":[140],"(gate":[141],"sizing)":[142],"49%":[144],"(gate-length":[145],"biasing)":[146],"realistic":[148],"libraries":[149],"topologies.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2016-06-24T00:00:00"}