{"id":"https://openalex.org/W2013784404","doi":"https://doi.org/10.1145/1837274.1837401","title":"LUT-based FPGA technology mapping for reliability","display_name":"LUT-based FPGA technology mapping for reliability","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2013784404","doi":"https://doi.org/10.1145/1837274.1837401","mag":"2013784404"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837401","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA","Computer Science Department, University of California, Los Angeles, Los Angeles, CA 90095, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, Los Angeles, CA 90095, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035560173","display_name":"Kirill Minkovich","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kirill Minkovich","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA","Computer Science Department, University of California, Los Angeles, Los Angeles, CA 90095, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Computer Science Department, University of California, Los Angeles, Los Angeles, CA 90095, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016776689"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":3.2351,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.91947965,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"517","last_page":"522"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8937162160873413},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8084915280342102},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8015599250793457},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7152760028839111},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5542477965354919},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5439903140068054},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4606620669364929},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.45102518796920776},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4319849908351898},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38227927684783936},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3588569164276123},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35219550132751465}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8937162160873413},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8084915280342102},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8015599250793457},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7152760028839111},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5542477965354919},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5439903140068054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4606620669364929},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.45102518796920776},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4319849908351898},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38227927684783936},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3588569164276123},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35219550132751465},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1837274.1837401","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.168.5927","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.168.5927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ballade.cs.ucla.edu/%7Econg/papers/DAC10_LUT.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5886237766","display_name":null,"funder_award_id":"CNS-0725354","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W3381706","https://openalex.org/W1527917373","https://openalex.org/W1606471512","https://openalex.org/W1967466991","https://openalex.org/W1972896114","https://openalex.org/W1985457698","https://openalex.org/W2015213746","https://openalex.org/W2025467801","https://openalex.org/W2095698047","https://openalex.org/W2098667711","https://openalex.org/W2101780399","https://openalex.org/W2105715355","https://openalex.org/W2118988958","https://openalex.org/W2126132843","https://openalex.org/W2126814059","https://openalex.org/W2129183345","https://openalex.org/W2139637699","https://openalex.org/W2139777941","https://openalex.org/W2154344146","https://openalex.org/W2163407804","https://openalex.org/W2166579337","https://openalex.org/W2166795801","https://openalex.org/W6631843194"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2111241003","https://openalex.org/W2084169748","https://openalex.org/W4200391368","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":{"As":[0],"device":[1],"size":[2],"shrinks":[3],"to":[4,12,20,47,66,75,133,138,150,172],"the":[5,18,38,48,69,113,140,148,174],"nanometer":[6],"range,":[7],"FPGAs":[8],"are":[9,45,170],"increasingly":[10],"prone":[11],"manufacturing":[13],"defects.":[14],"We":[15,79],"anticipate":[16],"that":[17,63],"ability":[19],"tolerate":[21],"multiple":[22],"defects":[23],"will":[24,57,80,146],"be":[25,121],"very":[26],"important":[27],"at":[28],"45nm":[29],"and":[30,101,119],"beyond.":[31],"One":[32],"common":[33],"defect":[34],"point":[35],"is":[36,64],"in":[37],"lookup":[39],"table":[40],"(LUT)":[41],"configuration":[42],"bits,":[43],"which":[44,97],"crucial":[46],"correct":[49],"operation":[50],"of":[51,71,142,156,176],"FPGAs.":[52],"In":[53,128],"this":[54,82],"work":[55],"we":[56,130,169],"present":[58],"an":[59],"error":[60],"analysis":[61,83],"technique":[62,110],"able":[65,171],"efficiently":[67],"calculate":[68],"number":[70,141,175],"critical":[72],"bits":[73],"needed":[74],"implement":[76],"each":[77],"LUT.":[78],"perform":[81],"using":[84,166],"a":[85,152,162],"scalable":[86],"overlapping":[87],"window-based":[88],"method":[89],"called":[90],"DCOW":[91,132],"(Don't-care":[92],"Computation":[93],"with":[94,184],"Overlapping":[95],"Windows),":[96],"allows":[98],"for":[99,123],"accurate":[100],"efficient":[102],"don\u2019t-care":[103],"lower":[104],"bound":[105],"calculations.":[106],"This":[107,145],"new":[108],"windowing":[109],"can":[111,120],"approximate":[112],"complete":[114],"don\u2019t":[115],"cares":[116],"within":[117],"2.34%,":[118],"used":[122],"many":[124],"logic":[125],"synthesis":[126],"operations.":[127],"particular,":[129],"apply":[131],"our":[134,167],"FPGA":[135],"mapping":[136],"algorithm":[137],"reduce":[139,173],"possible":[143,177],"faults.":[144],"allow":[147],"design":[149],"have":[151],"much":[153],"higher":[154],"success":[155],"functioning":[157],"correctly":[158],"when":[159],"implemented":[160],"on":[161],"faulty":[163],"FPGA.":[164],"By":[165],"algorithm,":[168],"faults":[178],"by":[179],"more":[180],"than":[181],"12":[182],"%":[183],"no":[185],"area":[186],"increase.":[187]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}