{"id":"https://openalex.org/W2048984379","doi":"https://doi.org/10.1145/1837274.1837395","title":"Synthesis and implementation of active mode power gating circuits","display_name":"Synthesis and implementation of active mode power gating circuits","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2048984379","doi":"https://doi.org/10.1145/1837274.1837395","mag":"2048984379"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837395","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837395","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039958474","display_name":"Jun Seomun","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jun Seomun","raw_affiliation_strings":["KAIST, Daejeon, Korea","Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021863397","display_name":"Insup Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Insup Shin","raw_affiliation_strings":["KAIST, Daejeon, Korea","Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["KAIST, Daejeon, Korea","Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Department of Electrical Engineering, KAIST, Daejeon, 305-701 Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4713,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.83710518,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"487","last_page":"492"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7987076640129089},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7808860540390015},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6057386994361877},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5930740237236023},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5857274532318115},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5841845273971558},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5661061406135559},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5538755059242249},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5389732718467712},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5022692680358887},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4641050100326538},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4278596043586731},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39294588565826416},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3547309935092926},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3089677095413208},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28994977474212646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24904999136924744},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20983362197875977},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2070762813091278},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09954217076301575}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7987076640129089},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7808860540390015},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6057386994361877},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5930740237236023},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5857274532318115},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5841845273971558},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5661061406135559},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5538755059242249},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5389732718467712},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5022692680358887},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4641050100326538},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4278596043586731},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39294588565826416},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3547309935092926},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3089677095413208},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28994977474212646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24904999136924744},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20983362197875977},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2070762813091278},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09954217076301575},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1837274.1837395","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837395","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1503103436","https://openalex.org/W1908393759","https://openalex.org/W1949737515","https://openalex.org/W1996086722","https://openalex.org/W2017370932","https://openalex.org/W2041514074","https://openalex.org/W2050462122","https://openalex.org/W2097059489","https://openalex.org/W2101829102","https://openalex.org/W2131862714","https://openalex.org/W2140210510","https://openalex.org/W2169033838","https://openalex.org/W2173072002","https://openalex.org/W6660967104"],"related_works":["https://openalex.org/W2546524276","https://openalex.org/W2075172982","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W2783501501","https://openalex.org/W3013845316"],"abstract_inverted_index":{"Active":[0,24],"leakage":[1,10,159],"current":[2,89],"is":[3,97,104,124,140,160],"much":[4],"larger":[5],"(~":[6],"10x)":[7],"than":[8],"standby":[9],"current,":[11],"and":[12,88,101,118,148],"takes":[13],"a":[14,54,106,130],"large":[15],"proportion":[16],"(30%":[17],"to":[18,32,40,49,61,81,126,142,167],"40%)":[19],"of":[20,36,56,67,93,108,121],"active":[21,42,158],"power":[22,26,38,52],"consumption.":[23],"mode":[25],"gating":[27,39],"(AMPG)":[28],"has":[29,72],"been":[30,74],"proposed":[31,141],"extend":[33],"the":[34,51,119,127],"application":[35],"basic":[37],"reducing":[41],"leakage;":[43],"it":[44],"relies":[45],"on":[46,164],"clock-gating":[47,116],"signals":[48],"cut":[50],"off":[53],"part":[55],"combinational":[57],"gates.":[58],"The":[59,91,133],"problem":[60,92],"select":[62],"those":[63],"gates":[64,109],"while":[65],"integrity":[66],"circuit":[68],"behavior":[69],"remains":[70],"intact":[71],"not":[73],"solved":[75],"yet.":[76],"We":[77],"identify":[78],"three":[79],"constraints":[80],"solve":[82],"this":[83],"problem,":[84],"namely":[85],"functional,":[86],"timing,":[87],"constraints.":[90],"synthesizing":[94],"AMPG":[95,144],"circuits":[96,145],"then":[98],"laid":[99],"out,":[100],"synthesis":[102,131],"algorithm":[103],"proposed;":[105],"group":[107,128],"that":[110,123,157],"can":[111],"be":[112],"power-gated":[113],"by":[114,162],"each":[115],"signal":[117],"size":[120],"footer":[122],"attached":[125],"constitute":[129],"output.":[132],"layout":[134],"methodology":[135],"for":[136],"standard":[137],"cell":[138],"designs":[139],"assess":[143],"in":[146,151],"area":[147],"wirelength.":[149],"Experiments":[150],"1.1":[152],"V,":[153],"45-nm":[154],"technology":[155],"demonstrate":[156],"reduced":[161],"16%":[163],"average":[165],"compared":[166],"clock-gated":[168],"circuits.":[169]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}