{"id":"https://openalex.org/W2134470641","doi":"https://doi.org/10.1145/1837274.1837390","title":"RAMP gold","display_name":"RAMP gold","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2134470641","doi":"https://doi.org/10.1145/1837274.1837390","mag":"2134470641"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837390","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100902141","display_name":"Zhangxi Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhangxi Tan","raw_affiliation_strings":["University of California, Berkeley","The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032995066","display_name":"Andrew Waterman","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Waterman","raw_affiliation_strings":["University of California, Berkeley","The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091292690","display_name":"Rimas Avi\u017eienis","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rimas Avizienis","raw_affiliation_strings":["University of California, Berkeley","The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085686711","display_name":"Yunsup Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yunsup Lee","raw_affiliation_strings":["University of California, Berkeley","The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048743616","display_name":"Henry Cook","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Henry Cook","raw_affiliation_strings":["University of California, Berkeley","The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101927146","display_name":"David A. Patterson","orcid":"https://orcid.org/0000-0002-0429-1015"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Patterson","raw_affiliation_strings":["University of California, Berkeley","The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035134864","display_name":"Krste Asanovi\u0107","orcid":"https://orcid.org/0000-0003-0754-3975"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krste Asanovi\u0107","raw_affiliation_strings":["University of California, Berkeley","The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"The Parallel Computing Laboratory CS Division, EECS Department, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":8.0656,"has_fulltext":false,"cited_by_count":115,"citation_normalized_percentile":{"value":0.98362181,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"463","last_page":"468"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7764250040054321},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7329384088516235},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.69585782289505},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6899979710578918},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6868159770965576},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6752241849899292},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5724849700927734},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5333889126777649},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46766483783721924},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.4467334747314453},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.377901554107666},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3505058288574219},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32576432824134827},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.07995280623435974},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.07956475019454956}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7764250040054321},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7329384088516235},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.69585782289505},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6899979710578918},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6868159770965576},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6752241849899292},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5724849700927734},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5333889126777649},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46766483783721924},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.4467334747314453},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.377901554107666},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3505058288574219},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32576432824134827},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.07995280623435974},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.07956475019454956},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1837274.1837390","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G3401193251","display_name":null,"funder_award_id":"#DIG07-10227","funder_id":"https://openalex.org/F4320308590","funder_display_name":"University of California"},{"id":"https://openalex.org/G3686759057","display_name":null,"funder_award_id":"24263","funder_id":"https://openalex.org/F4320307764","funder_display_name":"Microsoft"},{"id":"https://openalex.org/G4384726126","display_name":null,"funder_award_id":"24894","funder_id":"https://openalex.org/F4320307102","funder_display_name":"Intel Corporation"},{"id":"https://openalex.org/G4801983362","display_name":null,"funder_award_id":"FA8650-09-C-7907","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G7167744766","display_name":null,"funder_award_id":"CNS-0551739","funder_id":"https://openalex.org/F4320337388","funder_display_name":"Division of Computer and Network Systems"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320307764","display_name":"Microsoft","ror":"https://ror.org/00d0nc645"},{"id":"https://openalex.org/F4320308590","display_name":"University of California","ror":"https://ror.org/00pjdza24"},{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320337388","display_name":"Division of Computer and Network Systems","ror":"https://ror.org/02rdzmk74"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W44696310","https://openalex.org/W64217489","https://openalex.org/W2011992756","https://openalex.org/W2026320578","https://openalex.org/W2039417226","https://openalex.org/W2057962492","https://openalex.org/W2066339098","https://openalex.org/W2097117297","https://openalex.org/W2102729616","https://openalex.org/W2104225326","https://openalex.org/W2120635877","https://openalex.org/W2121076909","https://openalex.org/W2135491165","https://openalex.org/W2143207886","https://openalex.org/W2155764480","https://openalex.org/W2161522487","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W2462402886","https://openalex.org/W3137094666","https://openalex.org/W4254256063"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W3089117407","https://openalex.org/W2076915000","https://openalex.org/W2023373638"],"abstract_inverted_index":{"We":[0,70],"present":[1],"RAMP":[2,19],"Gold,":[3],"an":[4],"economical":[5],"FPGA-based":[6],"architecture":[7,99],"simulator":[8,27],"that":[9,28],"allows":[10],"rapid":[11],"early":[12],"design-space":[13],"exploration":[14],"of":[15,46,91],"manycore":[16,84],"systems.":[17,50],"The":[18],"Gold":[20],"prototype":[21],"is":[22,65],"a":[23,31,40,76,96],"high-throughput,":[24],"cycle-accurate":[25],"full-system":[26],"runs":[29],"on":[30,82],"single":[32],"Xilinx":[33],"Virtex-5":[34],"FPGA":[35,53],"board,":[36],"and":[37,57,62],"which":[38],"simulates":[39],"64-core":[41],"shared-memory":[42],"target":[43],"machine":[44],"capable":[45],"booting":[47],"real":[48],"operating":[49,86],"To":[51],"improve":[52],"implementation":[54],"efficiency,":[55],"functionality":[56],"timing":[58],"are":[59],"modeled":[60],"separately":[61],"host":[63],"multithreading":[64],"used":[66],"in":[67],"both":[68],"models.":[69],"evaluate":[71],"the":[72],"prototype's":[73],"performance":[74],"using":[75],"modern":[77],"parallel":[78],"benchmark":[79],"suite":[80],"running":[81],"our":[83],"research":[85],"system,":[87],"achieving":[88],"two":[89],"orders":[90],"magnitude":[92],"speedup":[93],"compared":[94],"to":[95],"widely-used":[97],"software-based":[98],"simulator.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":10},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":15}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2016-06-24T00:00:00"}