{"id":"https://openalex.org/W2060473790","doi":"https://doi.org/10.1145/1837274.1837371","title":"Representative path selection for post-silicon timing prediction under variability","display_name":"Representative path selection for post-silicon timing prediction under variability","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2060473790","doi":"https://doi.org/10.1145/1837274.1837371","mag":"2060473790"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837371","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101549412","display_name":"Lin Xie","orcid":"https://orcid.org/0000-0001-5385-7380"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lin Xie","raw_affiliation_strings":["University of Wisconsin - Madison","[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wisconsin - Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["University of Wisconsin - Madison","[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Wisconsin - Madison","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"386","last_page":"391"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6970116496086121},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.646095871925354},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6341752409934998},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5810704827308655},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.5616771578788757},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5346490740776062},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.4563705027103424},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.443813681602478},{"id":"https://openalex.org/keywords/rank","display_name":"Rank (graph theory)","score":0.4142928719520569},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.38826191425323486},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3725348711013794},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.20885223150253296},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14519783854484558}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6970116496086121},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.646095871925354},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6341752409934998},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5810704827308655},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.5616771578788757},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5346490740776062},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.4563705027103424},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.443813681602478},{"id":"https://openalex.org/C164226766","wikidata":"https://www.wikidata.org/wiki/Q7293202","display_name":"Rank (graph theory)","level":2,"score":0.4142928719520569},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.38826191425323486},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3725348711013794},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.20885223150253296},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14519783854484558},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1837274.1837371","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G8572337697","display_name":null,"funder_award_id":"CCF-0811082","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"}],"funders":[{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1967709031","https://openalex.org/W1979194489","https://openalex.org/W2045220410","https://openalex.org/W2067549952","https://openalex.org/W2125240242","https://openalex.org/W2133218998","https://openalex.org/W2137602195","https://openalex.org/W2171474236","https://openalex.org/W2294521418","https://openalex.org/W2798909945","https://openalex.org/W3029645440","https://openalex.org/W4301014524"],"related_works":["https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W4297787022","https://openalex.org/W2015540166","https://openalex.org/W1666143004","https://openalex.org/W78494858","https://openalex.org/W2949126640","https://openalex.org/W2071370397","https://openalex.org/W4321242394","https://openalex.org/W2933449636"],"abstract_inverted_index":{"The":[0,116],"identification":[1,117],"of":[2,33,43,68,76,94,118,125,145],"speedpaths":[3],"is":[4,13],"required":[5],"for":[6],"post-silicon":[7],"(PS)":[8],"timing":[9,53,133,143],"validation,":[10],"and":[11,92,109],"it":[12,111],"currently":[14],"becoming":[15],"time-consuming":[16],"due":[17],"to":[18,28,50,57,71,79,129,152,156],"manufacturing":[19],"variations.":[20],"In":[21],"this":[22],"paper":[23],"we":[24,99,138],"propose":[25],"a":[26,30,40,73,113],"method":[27],"find":[29],"small":[31,74],"set":[32,75],"representative":[34,77],"paths":[35,45,78,83,149,159],"that":[36,137],"can":[37,120,139],"help":[38],"monitor":[39,130],"large":[41,90],"pool":[42],"target":[44,82,103,158],"which":[46],"are":[47],"more":[48,163],"prone":[49],"fail":[51],"the":[52,60,66,81,89,141],"at":[54],"PS":[55,131],"stage,":[56],"reduce":[58],"with":[59,84,162],"validation":[61],"effort.":[62],"We":[63],"first":[64],"introduce":[65],"concept":[67],"effective":[69],"rank":[70],"select":[72],"predict":[80,154],"high":[85],"accuracy.":[86],"To":[87],"handle":[88],"dimension":[91],"degree":[93],"independent":[95],"random":[96],"parameter":[97],"variations,":[98],"then":[100],"allow":[101],"modeling":[102],"path":[104],"delays":[105,108],"using":[106],"segment":[107],"formulate":[110],"as":[112],"convex":[114],"problem.":[115],"segments":[119,151],"be":[121],"incorporated":[122],"in":[123],"design":[124],"custom":[126],"test":[127],"structures":[128],"circuit":[132],"behavior.":[134],"Simulations":[135],"show":[136],"use":[140],"actual":[142],"information":[144],"less":[146],"than":[147,164],"100":[148],"or":[150],"accurately":[153],"up":[155],"3,500":[157],"(statistically-critical":[160],"ones)":[161],"1,000":[165],"process":[166],"variables.":[167]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}