{"id":"https://openalex.org/W2025594056","doi":"https://doi.org/10.1145/1837274.1837297","title":"Clock tree synthesis under aggressive buffer insertion","display_name":"Clock tree synthesis under aggressive buffer insertion","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W2025594056","doi":"https://doi.org/10.1145/1837274.1837297","mag":"2025594056"},"language":"en","primary_location":{"id":"doi:10.1145/1837274.1837297","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100692980","display_name":"Yingyu Chen","orcid":"https://orcid.org/0009-0008-6813-4722"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ying-Yu Chen","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL","Dept of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067332736","display_name":"Chen Dong","orcid":"https://orcid.org/0000-0001-7546-3403"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Dong","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL","Dept of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, Urbana, IL","Dept of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0598,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.87411274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"86","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.672086238861084},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6347779035568237},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5938742756843567},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.47475627064704895},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.46770283579826355},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4636377692222595},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4149986505508423},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37874314188957214},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3639875054359436},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3514549732208252},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3373018205165863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32291850447654724},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20203563570976257},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.11646133661270142},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.0929161012172699},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08442127704620361}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.672086238861084},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6347779035568237},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5938742756843567},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.47475627064704895},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.46770283579826355},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4636377692222595},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4149986505508423},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37874314188957214},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3639875054359436},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3514549732208252},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3373018205165863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32291850447654724},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20203563570976257},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.11646133661270142},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0929161012172699},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08442127704620361},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1837274.1837297","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1837274.1837297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 47th Design Automation Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.379.4140","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.379.4140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://icims.csl.uiuc.edu/~dchen/research/clocktree_dac10.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3913814313","display_name":null,"funder_award_id":"CCF 07-02501","funder_id":"https://openalex.org/F4320337387","funder_display_name":"Division of Computing and Communication Foundations"},{"id":"https://openalex.org/G6456285056","display_name":null,"funder_award_id":"2007-HJ-1592","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320337387","display_name":"Division of Computing and Communication Foundations","ror":"https://ror.org/01mng8331"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1545182391","https://openalex.org/W1977774784","https://openalex.org/W1985843314","https://openalex.org/W1992904457","https://openalex.org/W2011500971","https://openalex.org/W2023981464","https://openalex.org/W2108050730","https://openalex.org/W2115468286","https://openalex.org/W2122944491","https://openalex.org/W2125692303","https://openalex.org/W2128054043","https://openalex.org/W2128237591","https://openalex.org/W2136768070","https://openalex.org/W2142850552","https://openalex.org/W2146351359","https://openalex.org/W2149417654","https://openalex.org/W2156857157","https://openalex.org/W2158130267","https://openalex.org/W2171141198","https://openalex.org/W4232019485","https://openalex.org/W4244408356","https://openalex.org/W6632707599","https://openalex.org/W6653312918","https://openalex.org/W6678315013"],"related_works":["https://openalex.org/W2116259070","https://openalex.org/W2163318442","https://openalex.org/W2123512677","https://openalex.org/W2011677428","https://openalex.org/W2128528443","https://openalex.org/W4232019485","https://openalex.org/W4327499872","https://openalex.org/W2164834710","https://openalex.org/W2028052815","https://openalex.org/W2771228069"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,86],"propose":[4],"a":[5,71,84],"maze-routing-based":[6],"clock":[7,80],"tree":[8,81],"routing":[9,39,73],"algorithm":[10],"integrated":[11],"with":[12,92],"buffer":[13,15,26,57,90,93],"insertion,":[14],"sizing":[16,94],"and":[17,67,70,95,100],"topology":[18],"generation":[19],"that":[20,105],"is":[21],"able":[22],"to":[23,31,47,50],"consider":[24],"general":[25],"insertion":[27,37,91],"locations":[28],"in":[29],"order":[30],"achieve":[32],"robust":[33],"slew":[34,68,114],"control.":[35],"Buffer":[36],"along":[38],"paths":[40],"had":[41],"been":[42],"mostly":[43],"avoided":[44],"previously":[45],"due":[46],"the":[48,112],"difficulty":[49],"maintain":[51,96,118],"low":[52,101],"skew":[53,77],"under":[54],"such":[55],"aggressive":[56,89],"insertion.":[58],"We":[59],"develop":[60],"accurate":[61,97],"timing":[62],"analysis":[63],"engine":[64],"for":[65,75],"delay":[66,98],"estimation":[69],"balanced":[72],"scheme":[74],"better":[76],"reduction":[78],"during":[79],"synthesis.":[82],"As":[83],"result,":[85],"can":[87],"perform":[88],"information":[99],"skew.":[102,120],"Experiments":[103],"show":[104],"our":[106],"synthesis":[107],"results":[108],"not":[109],"only":[110],"honor":[111],"hard":[113],"constraints":[115],"but":[116],"also":[117],"reasonable":[119]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}