{"id":"https://openalex.org/W2078187615","doi":"https://doi.org/10.1145/1822090.1822173","title":"A platform for visualizing digital circuit synthesis with VHDL","display_name":"A platform for visualizing digital circuit synthesis with VHDL","publication_year":2010,"publication_date":"2010-06-26","ids":{"openalex":"https://openalex.org/W2078187615","doi":"https://doi.org/10.1145/1822090.1822173","mag":"2078187615"},"language":"en","primary_location":{"id":"doi:10.1145/1822090.1822173","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1822090.1822173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the fifteenth annual conference on Innovation and technology in computer science education","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038842092","display_name":"Abdulhadi Shoufan","orcid":"https://orcid.org/0000-0002-3968-8637"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Abdulhadi Shoufan","raw_affiliation_strings":["TU Darmstadt, Darmstadt, Germany","[TU Darmstadt Darmstadt, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"[TU Darmstadt Darmstadt, Germany]","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044548403","display_name":"Zheng Lu","orcid":"https://orcid.org/0000-0003-4098-2486"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Zheng Lu","raw_affiliation_strings":["TU Darmstadt, Darmstadt, Germany","[TU Darmstadt Darmstadt, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"[TU Darmstadt Darmstadt, Germany]","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061098040","display_name":"Guido R\u00f6\u00dfling","orcid":"https://orcid.org/0000-0003-0209-6934"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Guido R\u00f6\u00dfling","raw_affiliation_strings":["TU Darmstadt, Darmstadt, Germany","[TU Darmstadt Darmstadt, Germany]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"[TU Darmstadt Darmstadt, Germany]","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5356,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72631385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"294","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10533","display_name":"Teaching and Learning Programming","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1706","display_name":"Computer Science Applications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8949412107467651},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8259543180465698},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6429039835929871},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5630854368209839},{"id":"https://openalex.org/keywords/electronic-circuit-design","display_name":"Electronic circuit design","score":0.554624080657959},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5189158916473389},{"id":"https://openalex.org/keywords/animation","display_name":"Animation","score":0.5087483525276184},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.500154972076416},{"id":"https://openalex.org/keywords/circuit-diagram","display_name":"Circuit diagram","score":0.4983546733856201},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.471964955329895},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44838547706604004},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4226458966732025},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.37420541048049927},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3578149080276489},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.3150568902492523},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2732163667678833},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26238104701042175},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23872485756874084},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1500692367553711},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10192134976387024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07744157314300537}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8949412107467651},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8259543180465698},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6429039835929871},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5630854368209839},{"id":"https://openalex.org/C99149447","wikidata":"https://www.wikidata.org/wiki/Q5358339","display_name":"Electronic circuit design","level":3,"score":0.554624080657959},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5189158916473389},{"id":"https://openalex.org/C502989409","wikidata":"https://www.wikidata.org/wiki/Q11425","display_name":"Animation","level":2,"score":0.5087483525276184},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.500154972076416},{"id":"https://openalex.org/C39799792","wikidata":"https://www.wikidata.org/wiki/Q1045991","display_name":"Circuit diagram","level":2,"score":0.4983546733856201},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.471964955329895},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44838547706604004},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4226458966732025},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.37420541048049927},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3578149080276489},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.3150568902492523},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2732163667678833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26238104701042175},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23872485756874084},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1500692367553711},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10192134976387024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07744157314300537},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1822090.1822173","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1822090.1822173","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the fifteenth annual conference on Innovation and technology in computer science education","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/4"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1991404690","https://openalex.org/W2002799336","https://openalex.org/W2028868392","https://openalex.org/W2041489410","https://openalex.org/W2056580788","https://openalex.org/W2061771020","https://openalex.org/W2068395474","https://openalex.org/W2132373460","https://openalex.org/W2138318906","https://openalex.org/W2481241220"],"related_works":["https://openalex.org/W2384838054","https://openalex.org/W2353108474","https://openalex.org/W2082283494","https://openalex.org/W2376018793","https://openalex.org/W2110818533","https://openalex.org/W2335904490","https://openalex.org/W2571763986","https://openalex.org/W598510962","https://openalex.org/W2169179842","https://openalex.org/W2358409586"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,13,34,49,52,63,68],"VISUAL-VHDL":[4,18],"platform":[5],"for":[6,77],"visualizing":[7],"digital":[8,44,81],"circuit":[9,64,93],"synthesis":[10],"based":[11],"on":[12],"hardware":[14],"description":[15],"language":[16,36],"VHDL.":[17],"enables":[19,48],"students":[20,89],"to":[21,40,61,90],"enter":[22],"VHDL":[23,69],"code":[24],"and":[25,73,79,88],"control":[26],"an":[27],"animation":[28],"process,":[29],"which":[30,55],"shows":[31],"step-by-step":[32],"how":[33],"different":[35],"constructs":[37],"are":[38],"treated":[39],"synthesize":[41],"a":[42],"complete":[43],"circuit.":[45],"It":[46],"also":[47],"visualization":[50],"of":[51],"Quine-McCluskey":[53],"algorithm,":[54],"is":[56],"embedded":[57],"in":[58],"our":[59],"tool":[60],"optimize":[62],"resulting":[65],"from":[66],"synthesizing":[67],"code.":[70],"The":[71],"drag":[72],"drop":[74],"schematic":[75],"editor":[76],"entering":[78],"parameterizing":[80],"circuits":[82],"can":[83],"be":[84],"used":[85],"by":[86],"educators":[87],"effectively":[91],"produce":[92],"diagrams.":[94]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}