{"id":"https://openalex.org/W2159481344","doi":"https://doi.org/10.1145/1815961.1816021","title":"Debunking the 100X GPU vs. CPU myth","display_name":"Debunking the 100X GPU vs. CPU myth","publication_year":2010,"publication_date":"2010-06-19","ids":{"openalex":"https://openalex.org/W2159481344","doi":"https://doi.org/10.1145/1815961.1816021","mag":"2159481344"},"language":"en","primary_location":{"id":"doi:10.1145/1815961.1816021","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1815961.1816021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109971580","display_name":"Victor W. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Victor W. Lee","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101667271","display_name":"Changkyu Kim","orcid":"https://orcid.org/0000-0002-0283-8371"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Changkyu Kim","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059686266","display_name":"Jatin Chhugani","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jatin Chhugani","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064741703","display_name":"Michael Deisher","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Deisher","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100374575","display_name":"Daehyun Kim","orcid":"https://orcid.org/0000-0002-5582-3579"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daehyun Kim","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047809126","display_name":"Anthony D. Nguyen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony D. Nguyen","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111985072","display_name":"Nadathur Satish","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nadathur Satish","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007892541","display_name":"Mikhail Smelyanskiy","orcid":"https://orcid.org/0000-0002-2433-6110"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mikhail Smelyanskiy","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011104416","display_name":"Srinivas Chennupaty","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Chennupaty","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005613664","display_name":"Per Hammarlund","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Per Hammarlund","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018507883","display_name":"Ronak Singhal","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronak Singhal","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032238070","display_name":"Pradeep Dubey","orcid":"https://orcid.org/0000-0001-5853-0619"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pradeep Dubey","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":71.352,"has_fulltext":false,"cited_by_count":626,"citation_normalized_percentile":{"value":0.99972119,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"451","last_page":"460"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8518919348716736},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7943502068519592},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.66634202003479},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5724524855613708},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.5627148747444153},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5315366387367249},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5274254083633423},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.4609679579734802},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.44098687171936035},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4346558153629303},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.4220009446144104},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3990136981010437},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1589735746383667},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.0739879310131073}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8518919348716736},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7943502068519592},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.66634202003479},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5724524855613708},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.5627148747444153},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5315366387367249},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5274254083633423},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.4609679579734802},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.44098687171936035},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4346558153629303},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.4220009446144104},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3990136981010437},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1589735746383667},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.0739879310131073},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1815961.1816021","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1815961.1816021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th annual international symposium on Computer architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W87559864","https://openalex.org/W1479761353","https://openalex.org/W1988625252","https://openalex.org/W1990832096","https://openalex.org/W2002555321","https://openalex.org/W2020374794","https://openalex.org/W2026601545","https://openalex.org/W2045810654","https://openalex.org/W2063186542","https://openalex.org/W2068589298","https://openalex.org/W2082695854","https://openalex.org/W2091434413","https://openalex.org/W2101111919","https://openalex.org/W2102182691","https://openalex.org/W2107194324","https://openalex.org/W2108157916","https://openalex.org/W2108238461","https://openalex.org/W2108600626","https://openalex.org/W2108872752","https://openalex.org/W2115496473","https://openalex.org/W2117228145","https://openalex.org/W2118558147","https://openalex.org/W2121082877","https://openalex.org/W2127766448","https://openalex.org/W2128853364","https://openalex.org/W2134782496","https://openalex.org/W2136952590","https://openalex.org/W2138520521","https://openalex.org/W2143807959","https://openalex.org/W2148869717","https://openalex.org/W2151224499","https://openalex.org/W2154786353","https://openalex.org/W2155371841","https://openalex.org/W2157144208","https://openalex.org/W2166955231","https://openalex.org/W2167334577","https://openalex.org/W2169150396","https://openalex.org/W2169875292","https://openalex.org/W2187691968","https://openalex.org/W2600222141","https://openalex.org/W2914462824","https://openalex.org/W2997701623","https://openalex.org/W4238485050","https://openalex.org/W4245678615","https://openalex.org/W4248655967","https://openalex.org/W6735341058"],"related_works":["https://openalex.org/W1963859303","https://openalex.org/W2364044215","https://openalex.org/W2389600408","https://openalex.org/W240129890","https://openalex.org/W3048701459","https://openalex.org/W2149078538","https://openalex.org/W2080146221","https://openalex.org/W2370314112","https://openalex.org/W1912958759","https://openalex.org/W2792081825"],"abstract_inverted_index":{"Recent":[0],"advances":[1],"in":[2,9,20,53,173],"computing":[3,27,42],"have":[4,72],"led":[5],"to":[6,133,155],"an":[7,28,48,122],"explosion":[8],"the":[10,17,67,118,127,159],"amount":[11,50],"of":[12,36,39,51,166],"data":[13,19],"being":[14],"generated.":[15],"Processing":[16],"ever-growing":[18],"a":[21,37,102,164],"timely":[22],"manner":[23],"has":[24],"made":[25],"throughput":[26,41,177],"important":[29,40],"aspect":[30],"for":[31,60,113,145,176],"emerging":[32],"applications.":[33],"Our":[34],"analysis":[35,105],"set":[38,165],"kernels":[43,55],"shows":[44],"that":[45,108],"there":[46,71],"is":[47],"ample":[49],"parallelism":[52],"these":[54,89],"which":[56,169],"makes":[57],"them":[58],"suitable":[59],"today's":[61],"multi-core":[62,86],"CPUs":[63,87,115],"and":[64,83,106,116,126,148,162],"GPUs.":[65],"In":[66,138],"past":[68],"few":[69],"years":[70],"been":[73],"many":[74],"studies":[75],"claiming":[76],"GPUs":[77,117],"deliver":[78],"substantial":[79],"speedups":[80],"(between":[81],"10X":[82],"1000X)":[84],"over":[85],"on":[88,136],"kernels.":[90,178],"To":[91],"understand":[92],"where":[93],"such":[94],"large":[95],"performance":[96,104,119,156],"difference":[97],"comes":[98],"from,":[99],"we":[100,141],"perform":[101],"rigorous":[103],"find":[107],"after":[109],"applying":[110],"optimizations":[111],"appropriate":[112],"both":[114,146],"gap":[120],"between":[121,158],"Nvidia":[123],"GTX280":[124],"processor":[125,131],"Intel":[128],"Core":[129],"i7-960":[130],"narrows":[132],"only":[134],"2.5x":[135],"average.":[137],"this":[139],"paper,":[140],"discuss":[142],"optimization":[143],"techniques":[144],"CPU":[147],"GPU,":[149],"analyze":[150],"what":[151],"architecture":[152],"features":[153,168],"contributed":[154],"differences":[157],"two":[160],"architectures,":[161],"recommend":[163],"architectural":[167,174],"provide":[170],"significant":[171],"improvement":[172],"efficiency":[175]},"counts_by_year":[{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":22},{"year":2019,"cited_by_count":28},{"year":2018,"cited_by_count":32},{"year":2017,"cited_by_count":41},{"year":2016,"cited_by_count":42},{"year":2015,"cited_by_count":55},{"year":2014,"cited_by_count":84},{"year":2013,"cited_by_count":82},{"year":2012,"cited_by_count":99}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}