{"id":"https://openalex.org/W2123728009","doi":"https://doi.org/10.1145/1815961.1815981","title":"Morphable memory system","display_name":"Morphable memory system","publication_year":2010,"publication_date":"2010-06-19","ids":{"openalex":"https://openalex.org/W2123728009","doi":"https://doi.org/10.1145/1815961.1815981","mag":"2123728009"},"language":"en","primary_location":{"id":"doi:10.1145/1815961.1815981","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1815961.1815981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082772077","display_name":"Moinuddin K. Qureshi","orcid":"https://orcid.org/0000-0002-1314-9096"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Moinuddin K. Qureshi","raw_affiliation_strings":["IBM Research, Yorktown Heights, NY, USA","IBM Research, Yorktown Heights,, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Research, Yorktown Heights,, NY, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111881770","display_name":"Michele Franceschini","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michele M. Franceschini","raw_affiliation_strings":["IBM Research, Yorktown Heights, NY, USA","IBM Research, Yorktown Heights,, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Research, Yorktown Heights,, NY, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010023772","display_name":"L. A. Lastras-Monta\u00f1o","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luis A. Lastras-Monta\u00f1o","raw_affiliation_strings":["IBM Research, Yorktown Heights, USA","IBM Research, , Yorktown Heights, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, Yorktown Heights, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Research, , Yorktown Heights, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049167938","display_name":"J. P. Karidis","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John P. Karidis","raw_affiliation_strings":["IBM Research, Yorktown Heights, USA","IBM Research, , Yorktown Heights, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, Yorktown Heights, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Research, , Yorktown Heights, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082772077"],"corresponding_institution_ids":["https://openalex.org/I1341412227"],"apc_list":null,"apc_paid":null,"fwci":13.8252,"has_fulltext":false,"cited_by_count":175,"citation_normalized_percentile":{"value":0.99135176,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7991156578063965},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6552618741989136},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5797099471092224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5748031735420227},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5717595815658569},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5460351705551147},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.517296314239502},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5046478509902954},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4699813425540924},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4597928524017334},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.4588521122932434},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.37393927574157715},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.32198673486709595},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21954220533370972},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08319717645645142}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7991156578063965},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6552618741989136},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5797099471092224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5748031735420227},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5717595815658569},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5460351705551147},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.517296314239502},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5046478509902954},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4699813425540924},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4597928524017334},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.4588521122932434},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.37393927574157715},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.32198673486709595},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21954220533370972},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08319717645645142},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1815961.1815981","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1815961.1815981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th annual international symposium on Computer architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W628358279","https://openalex.org/W1505760695","https://openalex.org/W1927325493","https://openalex.org/W1983826793","https://openalex.org/W1987201308","https://openalex.org/W1987919244","https://openalex.org/W2048588974","https://openalex.org/W2072753794","https://openalex.org/W2085830671","https://openalex.org/W2094043668","https://openalex.org/W2095905546","https://openalex.org/W2102449048","https://openalex.org/W2111804126","https://openalex.org/W2119798380","https://openalex.org/W2121542813","https://openalex.org/W2124632665","https://openalex.org/W2135393827","https://openalex.org/W2143773524","https://openalex.org/W2160609361","https://openalex.org/W2161047342","https://openalex.org/W2164705534","https://openalex.org/W3152210458","https://openalex.org/W6630325297"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W3048967625","https://openalex.org/W2354036839","https://openalex.org/W2056436264","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W4238754064","https://openalex.org/W2019238062","https://openalex.org/W3214959647","https://openalex.org/W1554378476"],"abstract_inverted_index":{"Phase":[0],"Change":[1],"Memory":[2,67],"(PCM)":[3],"is":[4,23,83],"emerging":[5],"as":[6],"a":[7,70,105],"scalable":[8],"and":[9,93,158],"power":[10],"efficient":[11],"technology":[12],"to":[13,124,140,145],"architect":[14],"future":[15],"main":[16,80],"memory":[17,88,101,109,133,187],"systems.":[18],"The":[19],"scalability":[20],"of":[21,53,100,107,112,185],"PCM":[22,29,77],"enhanced":[24],"by":[25,194],"the":[26,51,113,129,152,155,159],"property":[27],"that":[28,87,175],"devices":[30,42,78,115,136],"can":[31,43,58,116,137],"store":[32],"multiple":[33],"bits":[34,121],"per":[35,122],"cell.":[36],"While":[37],"such":[38],"Multi-Level":[39],"Cell":[40],"(MLC)":[41],"offer":[44],"high":[45,141],"density,":[46],"this":[47],"benefit":[48],"comes":[49],"at":[50,119],"expense":[52],"increased":[54],"read":[55],"latency,":[56],"which":[57],"cause":[59],"significant":[60],"performance":[61,193],"degradation.":[62],"This":[63],"paper":[64],"proposes":[65],"Morphable":[66],"System":[68],"(MMS),":[69],"robust":[71],"architecture":[72],"for":[73,162,183],"efficiently":[74],"incorporating":[75],"MLC":[76,114,143,171],"in":[79,98],"memory.":[81],"MMS":[82,176],"based":[84],"on":[85,167,178],"observation":[86],"requirement":[89],"varies":[90],"between":[91],"workloads,":[92],"systems":[94],"are":[95],"typically":[96],"over-provisioned":[97],"terms":[99],"capacity.":[102,149],"So,":[103],"during":[104],"phase":[106],"low":[108,180],"usage,":[110],"some":[111],"be":[117,138],"operated":[118],"fewer":[120],"cell":[123],"obtain":[125],"lower":[126],"latency.":[127],"When":[128],"workload":[130],"requires":[131],"full":[132,147],"capacity,":[134],"these":[135],"restored":[139],"density":[142],"operation":[144],"have":[146],"main-memory":[148],"We":[150],"provide":[151],"runtime":[153],"monitors,":[154],"hardware-OS":[156],"interface,":[157],"detailed":[160],"mechanism":[161],"implementing":[163],"MMS.":[164],"Our":[165],"evaluations":[166],"an":[168],"8-core":[169],"8GB":[170],"PCM-based":[172],"system":[173,192],"show":[174],"provides,":[177],"average,":[179],"latency":[181],"access":[182],"95%":[184],"all":[186],"requests,":[188],"thereby":[189],"improving":[190],"overall":[191],"40%.":[195]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":15},{"year":2017,"cited_by_count":16},{"year":2016,"cited_by_count":21},{"year":2015,"cited_by_count":19},{"year":2014,"cited_by_count":20},{"year":2013,"cited_by_count":20},{"year":2012,"cited_by_count":18}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}