{"id":"https://openalex.org/W2029577083","doi":"https://doi.org/10.1145/1815961.1815971","title":"High performance cache replacement using re-reference interval prediction (RRIP)","display_name":"High performance cache replacement using re-reference interval prediction (RRIP)","publication_year":2010,"publication_date":"2010-06-19","ids":{"openalex":"https://openalex.org/W2029577083","doi":"https://doi.org/10.1145/1815961.1815971","mag":"2029577083"},"language":"en","primary_location":{"id":"doi:10.1145/1815961.1815971","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1815961.1815971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th annual international symposium on Computer architecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078825915","display_name":"Aamer Jaleel","orcid":"https://orcid.org/0000-0002-5709-2992"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aamer Jaleel","raw_affiliation_strings":["Intel Corporation, VSSAD, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, VSSAD, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056126359","display_name":"Kevin B. Theobald","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin B. Theobald","raw_affiliation_strings":["Intel Corporation, MGD, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, MGD, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048387429","display_name":"Simon C. Steely","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Simon C. Steely","raw_affiliation_strings":["Intel Corporation, VSSAD, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, VSSAD, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joel Emer","raw_affiliation_strings":["Intel Corporation, VSSAD, Hudson, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, VSSAD, Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":644,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"60","last_page":"71"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8865427374839783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8576425313949585},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6946816444396973},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6697011590003967},{"id":"https://openalex.org/keywords/interval","display_name":"Interval (graph theory)","score":0.5690705180168152},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5223183035850525},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4916849732398987},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.47590169310569763},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.47172513604164124},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.46307623386383057},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.44958165287971497},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.4288705289363861},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4237949848175049},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.40674692392349243},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.05963850021362305}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8865427374839783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8576425313949585},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6946816444396973},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6697011590003967},{"id":"https://openalex.org/C2778067643","wikidata":"https://www.wikidata.org/wiki/Q166507","display_name":"Interval (graph theory)","level":2,"score":0.5690705180168152},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5223183035850525},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4916849732398987},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.47590169310569763},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.47172513604164124},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.46307623386383057},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.44958165287971497},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.4288705289363861},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4237949848175049},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.40674692392349243},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.05963850021362305},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1815961.1815971","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1815961.1815971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th annual international symposium on Computer architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W139022163","https://openalex.org/W1537068154","https://openalex.org/W1578858535","https://openalex.org/W1860107648","https://openalex.org/W1968029317","https://openalex.org/W1974817122","https://openalex.org/W1980670417","https://openalex.org/W1987225815","https://openalex.org/W2054308357","https://openalex.org/W2072853307","https://openalex.org/W2109292926","https://openalex.org/W2110999128","https://openalex.org/W2120629815","https://openalex.org/W2122108187","https://openalex.org/W2124350608","https://openalex.org/W2125328729","https://openalex.org/W2131806537","https://openalex.org/W2134633067","https://openalex.org/W2135089498","https://openalex.org/W2140906558","https://openalex.org/W2143443573","https://openalex.org/W2144570882","https://openalex.org/W2150196852","https://openalex.org/W2152356827","https://openalex.org/W2160996172","https://openalex.org/W2166620913","https://openalex.org/W4239813889","https://openalex.org/W4241412916","https://openalex.org/W4251534053","https://openalex.org/W6634647146","https://openalex.org/W6639025630"],"related_works":["https://openalex.org/W2098406302","https://openalex.org/W2546991807","https://openalex.org/W2734782074","https://openalex.org/W2538519144","https://openalex.org/W1967490696","https://openalex.org/W1505654810","https://openalex.org/W2121191383","https://openalex.org/W2076114130","https://openalex.org/W2009566782","https://openalex.org/W2373751233"],"abstract_inverted_index":{"Practical":[0],"cache":[1,16,31,55,77,109,141,217],"replacement":[2,8,22,78,151,187,212],"policies":[3,104],"attempt":[4],"to":[5,62],"emulate":[6],"optimal":[7],"by":[9,156,192],"predicting":[10],"the":[11,54,69,153,189,207,209,216],"re-reference":[12,28,40],"interval":[13,29,41],"of":[14,60,71,159,195],"a":[15,26,38,50,134,138,172],"block.":[17],"The":[18],"commonly":[19],"used":[20],"LRU":[21,116,150,186,227],"policy":[23],"always":[24],"predicts":[25],"near-immediate":[27],"on":[30,133,152,171,188],"hits":[32],"and":[33,92,100,111,129,147,161,183,197,228],"misses.":[34],"Applications":[35],"that":[36,89,96,144,181,203],"exhibit":[37],"distant":[39],"perform":[42],"badly":[43],"under":[44,219],"LRU.":[45],"Such":[46],"applications":[47],"usually":[48],"have":[49,57],"working-set":[51],"larger":[52],"than":[53,226,232],"or":[56],"frequent":[58],"bursts":[59],"references":[61],"non-temporal":[63],"data":[64],"(called":[65],"scans).":[66],"To":[67],"improve":[68],"performance":[70],"such":[72],"workloads,":[73],"this":[74],"paper":[75],"proposes":[76],"using":[79,124],"Re-reference":[80],"Interval":[81],"Prediction":[82],"(RRIP).":[83],"We":[84,200],"propose":[85],"Static":[86],"RRIP":[87,94,103,204,221],"(SRRIP)":[88],"is":[90,97],"scan-resistant":[91,99,211],"Dynamic":[93],"(DRRIP)":[95],"both":[98,145],"thrash-resistant.":[101],"Both":[102],"require":[105],"only":[106],"2-bits":[107],"per":[108],"block":[110],"easily":[112],"integrate":[113],"into":[114],"existing":[115],"approximations":[117],"found":[118],"in":[119],"modern":[120],"processors.":[121],"Our":[122,164],"evaluations":[123,165],"PC":[125],"games,":[126],"multimedia,":[127],"server":[128],"SPEC":[130],"CPU2006":[131],"workloads":[132,170],"single-core":[135],"processor":[136],"with":[137,166,175],"2MB":[139],"last-level":[140],"(LLC)":[142],"show":[143,180,202],"SRRIP":[146,182],"DRRIP":[148,184],"outperform":[149,185],"throughput":[154,190],"metric":[155,191],"an":[157,176,193],"average":[158,194],"4%":[160],"10%":[162],"respectively.":[163,199],"over":[167],"1000":[168],"multi-programmed":[169],"4-core":[173],"CMP":[174],"8MB":[177],"shared":[178],"LLC":[179],"7%":[196],"9%":[198],"also":[201],"outperforms":[205],"LFU,":[206],"state-of":[208],"art":[210],"algorithm":[213],"to-date.":[214],"For":[215],"configurations":[218],"study,":[220],"requires":[222],"2X":[223],"less":[224,230],"hardware":[225,231],"2.5X":[229],"LFU.":[233]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":20},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":18},{"year":2022,"cited_by_count":22},{"year":2021,"cited_by_count":43},{"year":2020,"cited_by_count":43},{"year":2019,"cited_by_count":60},{"year":2018,"cited_by_count":46},{"year":2017,"cited_by_count":59},{"year":2016,"cited_by_count":72},{"year":2015,"cited_by_count":53},{"year":2014,"cited_by_count":47},{"year":2013,"cited_by_count":54},{"year":2012,"cited_by_count":47}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}