{"id":"https://openalex.org/W1982513895","doi":"https://doi.org/10.1145/1811100.1811118","title":"Performance prediction of throughput-centric pipelined global interconnects with voltage scaling","display_name":"Performance prediction of throughput-centric pipelined global interconnects with voltage scaling","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W1982513895","doi":"https://doi.org/10.1145/1811100.1811118","mag":"1982513895"},"language":"en","primary_location":{"id":"doi:10.1145/1811100.1811118","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1811100.1811118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101931325","display_name":"Yulei Zhang","orcid":"https://orcid.org/0000-0002-0955-3758"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yulei Zhang","raw_affiliation_strings":["University of California, San Diego, La Jolla, USA","University of California, San Diego, La Jolla, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California, San Diego, La Jolla, USA#TAB#","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024558404","display_name":"James F. Buckwalter","orcid":"https://orcid.org/0000-0002-9390-0897"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James F. Buckwalter","raw_affiliation_strings":["University of California, San Diego, La Jolla, USA","University of California, San Diego, La Jolla, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California, San Diego, La Jolla, USA#TAB#","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["University of California, San Diego, La Jolla, USA","University of California, San Diego, La Jolla, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, La Jolla, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California, San Diego, La Jolla, USA#TAB#","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3729,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62321204,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7717058658599854},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6912832856178284},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6540819406509399},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.6360136270523071},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6143497228622437},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5863472819328308},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5579553842544556},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5363935232162476},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5011186599731445},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.46498531103134155},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46259987354278564},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45702052116394043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3293110728263855},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08547371625900269},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08358427882194519},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07745826244354248}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7717058658599854},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6912832856178284},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6540819406509399},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.6360136270523071},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6143497228622437},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5863472819328308},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5579553842544556},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5363935232162476},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5011186599731445},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.46498531103134155},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46259987354278564},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45702052116394043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3293110728263855},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08547371625900269},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08358427882194519},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07745826244354248},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1811100.1811118","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1811100.1811118","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1556480701","https://openalex.org/W1862469596","https://openalex.org/W2103937255","https://openalex.org/W2111730497","https://openalex.org/W2115373936","https://openalex.org/W2117520286","https://openalex.org/W2118567051","https://openalex.org/W2132343426","https://openalex.org/W2146664966","https://openalex.org/W2154326380","https://openalex.org/W2164854868","https://openalex.org/W2165305350","https://openalex.org/W2165437459","https://openalex.org/W2167848093","https://openalex.org/W2168095680","https://openalex.org/W2171825402","https://openalex.org/W2531799904"],"related_works":["https://openalex.org/W2765822612","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W63276784","https://openalex.org/W3011978806","https://openalex.org/W2059530328","https://openalex.org/W2156446048","https://openalex.org/W2163890360","https://openalex.org/W2148225649","https://openalex.org/W2743305891"],"abstract_inverted_index":{"Due":[0],"to":[1,70,108],"the":[2,21,31,43,53,72,83,99,122,127,139],"ever":[3],"increasing":[4],"demand":[5],"for":[6,11,48],"computing":[7,24],"capacity,":[8],"throughput-centric":[9,101],"design":[10,40,91,134],"on-chip":[12],"global":[13,36],"interconnects":[14,37,87],"has":[15],"played":[16],"an":[17],"important":[18],"role":[19],"in":[20,138],"emerging":[22],"parallel":[23],"architectures.":[25],"In":[26],"this":[27,132],"paper,":[28],"we":[29,61],"explore":[30],"performance":[32,84],"of":[33,58,74,85],"flip-flop-based":[34],"pipelined":[35,59,86],"with":[38,98,117,126],"more":[39,136],"freedoms":[41],"under":[42,88],"voltage":[44,77],"and":[45,79],"technology":[46],"scaling":[47],"different":[49,80,90],"applications.":[50],"Based":[51],"on":[52,82,121],"derived":[54],"accurate":[55],"voltage-scaled":[56],"models":[57],"interconnects,":[60],"propose":[62],"a":[63],"general":[64],"evaluation":[65],"flow":[66],"using":[67],"numerical":[68],"experiments":[69],"study":[71],"impact":[73],"pipelining":[75],"depth,":[76],"scaling,":[78],"processes":[81],"four":[89],"objectives.":[92],"Our":[93],"experimental":[94],"results":[95],"show":[96],"that,":[97],"dedicated":[100],"optimization,":[102],"at":[103],"45":[104],"nm":[105],"node,":[106],"up":[107],"25x":[109],"overall":[110],"throughput-per-energy-area":[111],"(TPEA)":[112],"improvement":[113],"can":[114],"be":[115],"obtained":[116],"only":[118],"4x":[119],"increase":[120],"interconnect":[123],"latency":[124],"compared":[125],"conventional":[128],"minimum-latency":[129],"design,":[130],"making":[131],"new":[133],"methodology":[135],"promising":[137],"future":[140],"nodes.":[141]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}