{"id":"https://openalex.org/W1998393880","doi":"https://doi.org/10.1145/1810479.1810515","title":"Brief announcement","display_name":"Brief announcement","publication_year":2010,"publication_date":"2010-06-13","ids":{"openalex":"https://openalex.org/W1998393880","doi":"https://doi.org/10.1145/1810479.1810515","mag":"1998393880"},"language":"en","primary_location":{"id":"doi:10.1145/1810479.1810515","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1810479.1810515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the twenty-second annual ACM symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038522665","display_name":"Sina Meraji","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Sina Meraji","raw_affiliation_strings":["School of Computer Science, McGill University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100707781","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0001-6382-3184"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["School of Computer Science, McGill University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045603103","display_name":"Carl Tropper","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Carl Tropper","raw_affiliation_strings":["School of Computer Science, McGill University, Montreal, Canada"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038522665"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.077075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"181","last_page":"182"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8464571237564087},{"id":"https://openalex.org/keywords/reinforcement-learning","display_name":"Reinforcement learning","score":0.7526426911354065},{"id":"https://openalex.org/keywords/load-balancing","display_name":"Load balancing (electrical power)","score":0.7202005386352539},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5233154296875},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4674089252948761},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3667405843734741},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3292331397533417},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17510083317756653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11580505967140198}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8464571237564087},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.7526426911354065},{"id":"https://openalex.org/C138959212","wikidata":"https://www.wikidata.org/wiki/Q1806783","display_name":"Load balancing (electrical power)","level":3,"score":0.7202005386352539},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5233154296875},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4674089252948761},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3667405843734741},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3292331397533417},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17510083317756653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11580505967140198},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1810479.1810515","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1810479.1810515","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the twenty-second annual ACM symposium on Parallelism in algorithms and architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2065589938","https://openalex.org/W2107726111","https://openalex.org/W2110019232","https://openalex.org/W2122410182","https://openalex.org/W2148023570","https://openalex.org/W2154677674","https://openalex.org/W2171182892","https://openalex.org/W2296636214","https://openalex.org/W3004274322","https://openalex.org/W3004441525","https://openalex.org/W4254131023"],"related_works":["https://openalex.org/W3004117068","https://openalex.org/W2043284556","https://openalex.org/W3175372827","https://openalex.org/W2488220206","https://openalex.org/W2146301767","https://openalex.org/W191730236","https://openalex.org/W4384948837","https://openalex.org/W4312680855","https://openalex.org/W1524016490","https://openalex.org/W3191990038"],"abstract_inverted_index":{"In":[0,53],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,46],"dynamic":[6,23],"load-balancing":[7,24],"algorithm":[8,43,56,71],"for":[9],"parallel":[10],"digital":[11],"logic":[12],"simulation":[13],"making":[14],"use":[15],"of":[16,48,60,65,89],"reinforcement":[17,38],"learning.":[18],"We":[19,81],"first":[20,50],"introduce":[21],"two":[22,51,61],"algorithms":[25,84],"oriented":[26],"towards":[27],"balancing":[28],"the":[29,49,55,58,70,73,83],"computational":[30],"and":[31,35,72],"communication":[32],"load":[33,74],"respectively":[34],"then":[36],"utilize":[37],"learning":[39],"to":[40],"create":[41],"an":[42],"which":[44,67,75],"is":[45,76],"combination":[47],"algorithms.":[52],"addition,":[54],"determines":[57],"value":[59],"important":[62],"parameters-the":[63],"number":[64],"processors":[66],"participate":[68],"in":[69],"exchanged":[77],"during":[78],"its":[79],"execution.":[80],"investigate":[82],"on":[85],"gate":[86],"level":[87],"simulations":[88],"several":[90],"open":[91],"source":[92],"VLSI":[93],"circuits.":[94]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}