{"id":"https://openalex.org/W2117322468","doi":"https://doi.org/10.1145/1806651.1806667","title":"Efficient memory shadowing for 64-bit architectures","display_name":"Efficient memory shadowing for 64-bit architectures","publication_year":2010,"publication_date":"2010-06-05","ids":{"openalex":"https://openalex.org/W2117322468","doi":"https://doi.org/10.1145/1806651.1806667","mag":"2117322468"},"language":"en","primary_location":{"id":"doi:10.1145/1806651.1806667","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1806651.1806667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2010 international symposium on Memory management","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/1721.1/62002","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101140546","display_name":"Qin Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Qin Zhao","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA","Massachusetts Institute of Technology; ,; Cambridge MA USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology; ,; Cambridge MA USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006209368","display_name":"Derek Bruening","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Derek Bruening","raw_affiliation_strings":["VMware, Palo Alto, CA, USA","VMWare, Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"VMware, Palo Alto, CA, USA","institution_ids":[]},{"raw_affiliation_string":"VMWare, Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046791216","display_name":"Saman Amarasinghe","orcid":"https://orcid.org/0000-0002-7231-7643"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saman Amarasinghe","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA","Massachusetts Institute of Technology; ,; Cambridge MA USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"Massachusetts Institute of Technology; ,; Cambridge MA USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101140546"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":2.7796,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.91089201,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8190320134162903},{"id":"https://openalex.org/keywords/metadata","display_name":"Metadata","score":0.5771055221557617},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5617564916610718},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5398333668708801},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5156030058860779},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5054833889007568},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4953395426273346},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4760579764842987},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.46428218483924866},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.452311247587204},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4394419193267822},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4287394881248474},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3990541696548462},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35732704401016235},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.149429053068161},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08969864249229431}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8190320134162903},{"id":"https://openalex.org/C93518851","wikidata":"https://www.wikidata.org/wiki/Q180160","display_name":"Metadata","level":2,"score":0.5771055221557617},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5617564916610718},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5398333668708801},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5156030058860779},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5054833889007568},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4953395426273346},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4760579764842987},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.46428218483924866},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.452311247587204},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4394419193267822},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4287394881248474},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3990541696548462},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35732704401016235},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.149429053068161},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08969864249229431}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/1806651.1806667","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1806651.1806667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2010 international symposium on Memory management","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.207.6934","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.207.6934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cag.lcs.mit.edu/commit/papers/2010/zhao-ismm10-ems64.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.622.5780","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.622.5780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.burningcutlery.com/derek/docs/ems64-ISMM10.pdf","raw_type":"text"},{"id":"pmh:oai:dspace.mit.edu:1721.1/62002","is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/62002","pdf_url":null,"source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT web domain","raw_type":"http://purl.org/eprint/type/ConferencePaper"}],"best_oa_location":{"id":"pmh:oai:dspace.mit.edu:1721.1/62002","is_oa":true,"landing_page_url":"http://hdl.handle.net/1721.1/62002","pdf_url":null,"source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"MIT web domain","raw_type":"http://purl.org/eprint/type/ConferencePaper"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W145355838","https://openalex.org/W343901682","https://openalex.org/W1504080977","https://openalex.org/W1561114929","https://openalex.org/W1603941001","https://openalex.org/W1788386172","https://openalex.org/W1957875051","https://openalex.org/W1972544179","https://openalex.org/W1989918304","https://openalex.org/W2052497937","https://openalex.org/W2096835686","https://openalex.org/W2100666033","https://openalex.org/W2102970979","https://openalex.org/W2103919170","https://openalex.org/W2121562991","https://openalex.org/W2129482816","https://openalex.org/W2134633067","https://openalex.org/W2135531618","https://openalex.org/W2139588056","https://openalex.org/W2143869535","https://openalex.org/W2144789413","https://openalex.org/W2153484975","https://openalex.org/W2155943969","https://openalex.org/W2156858199","https://openalex.org/W2157575657","https://openalex.org/W2618896829","https://openalex.org/W3150696551","https://openalex.org/W4239813889","https://openalex.org/W4241742433"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W2138847","https://openalex.org/W1554378476","https://openalex.org/W310629987","https://openalex.org/W1131992675","https://openalex.org/W4243333834","https://openalex.org/W4283759689","https://openalex.org/W2946670580","https://openalex.org/W2045451527","https://openalex.org/W3200757235"],"abstract_inverted_index":{"Shadow":[0],"memory":[1,24,27,41],"is":[2],"used":[3],"by":[4],"dynamic":[5],"program":[6],"analysis":[7,37],"tools":[8],"to":[9,53,57],"store":[10],"metadata":[11],"for":[12],"tracking":[13],"properties":[14],"of":[15,20,35],"application":[16,23],"memory.":[17],"The":[18],"efficiency":[19],"mapping":[21,42],"between":[22],"and":[25],"shadow":[26],"has":[28],"substantial":[29],"impact":[30],"on":[31,47],"the":[32,58],"overall":[33],"performance":[34],"such":[36],"tools.":[38],"However,":[39],"traditional":[40],"schemes":[43],"that":[44],"work":[45],"well":[46],"32-bit":[48],"architectures":[49,55],"cannot":[50],"easily":[51],"port":[52],"64-bit":[54,61],"due":[56],"much":[59],"larger":[60],"address":[62],"space.":[63]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}