{"id":"https://openalex.org/W1987292323","doi":"https://doi.org/10.1145/1785481.1785570","title":"Out-of-order issue logic using sorting networks","display_name":"Out-of-order issue logic using sorting networks","publication_year":2010,"publication_date":"2010-05-16","ids":{"openalex":"https://openalex.org/W1987292323","doi":"https://doi.org/10.1145/1785481.1785570","mag":"1987292323"},"language":"en","primary_location":{"id":"doi:10.1145/1785481.1785570","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087095019","display_name":"Siddhesh S. Mhambrey","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siddhesh S. Mhambrey","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA","Arizona State University , Tempe , AZ , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University , Tempe , AZ , USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA","Arizona State University , Tempe , AZ , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University , Tempe , AZ , USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043807372","display_name":"Satendra Kumar Maurya","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satendra Kumar Maurya","raw_affiliation_strings":["Arizona State University, Tempe, AZ, USA","Arizona State University , Tempe , AZ , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University , Tempe , AZ , USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109044199","display_name":"Krzysztof S. Berezowski","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Krzysztof S. Berezowski","raw_affiliation_strings":["Grenoble-INP, Grenoble, France","Grenoble INP, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble-INP, Grenoble, France","institution_ids":["https://openalex.org/I106785703"]},{"raw_affiliation_string":"Grenoble INP, Grenoble, France","institution_ids":["https://openalex.org/I106785703"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2253,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.86639931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"36","issue":null,"first_page":"385","last_page":"388"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.77252596616745},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5219425559043884},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5121071338653564},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5049877762794495},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4869321584701538},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.4839789867401123},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.48153406381607056},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4796721935272217},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4710690379142761},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.44188162684440613},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4306011497974396},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.4253781735897064},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35013294219970703},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3435481786727905},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3380794823169708},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22523817420005798},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1863262951374054},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16762399673461914},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.10487401485443115}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.77252596616745},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5219425559043884},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5121071338653564},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5049877762794495},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4869321584701538},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.4839789867401123},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.48153406381607056},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4796721935272217},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4710690379142761},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.44188162684440613},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4306011497974396},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.4253781735897064},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35013294219970703},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3435481786727905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3380794823169708},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22523817420005798},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1863262951374054},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16762399673461914},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.10487401485443115}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1785481.1785570","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1499323045","https://openalex.org/W1504515107","https://openalex.org/W1990297261","https://openalex.org/W2112841617","https://openalex.org/W2134740400","https://openalex.org/W2135183949","https://openalex.org/W2140782438","https://openalex.org/W2141389982","https://openalex.org/W2161864047","https://openalex.org/W2916411819","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W2386022279","https://openalex.org/W1488117239","https://openalex.org/W1966764473","https://openalex.org/W4387905179","https://openalex.org/W2519443189","https://openalex.org/W4243936066","https://openalex.org/W4236027727","https://openalex.org/W4235101055","https://openalex.org/W4387767018"],"abstract_inverted_index":{"A":[0],"fundamental":[1],"property":[2],"of":[3,9],"superscalar":[4],"architectures":[5],"is":[6],"the":[7,17,23,31,43,59,83,89],"execution":[8],"multiple":[10],"instructions":[11,24,51,98],"per":[12],"cycle.":[13],"To":[14],"accomplish":[15],"this,":[16],"issue":[18,44,78,123],"logic":[19,45,109,124],"selects":[20],"and":[21,37,93,107,112],"prioritizes":[22],"whose":[25],"operands":[26],"will":[27],"be":[28,53],"ready":[29,84,97],"in":[30,46,55,91,115,136],"next":[32],"cycle,":[33],"using":[34],"wakeup,":[35],"select":[36,106],"queue":[38,79],"update":[39,108],"logic.":[40],"By":[41],"incorporating":[42],"one":[47],"pipeline":[48],"stage,":[49],"dependent":[50],"can":[52],"issued":[54],"consecutive":[56],"cycles.":[57],"However,":[58],"many":[60,116],"serial":[61],"operations":[62],"required":[63],"makes":[64],"this":[65,73],"problematic":[66],"from":[67],"a":[68,137],"circuit":[69,119,130],"delay":[70],"perspective.":[71],"In":[72],"paper,":[74],"we":[75],"propose":[76],"an":[77],"design":[80],"that":[81],"divides":[82],"signals":[85],"into":[86],"groups,":[87],"sorts":[88],"groups":[90],"parallel":[92],"provides":[94],"four":[95],"oldest":[96],"for":[99],"issue,":[100],"with":[101],"single-cycle":[102],"operation.":[103],"Static":[104],"CMOS":[105],"reduces":[110],"power":[111],"low":[113],"fan-out":[114],"stages":[117],"improves":[118],"speed.":[120],"The":[121],"complete":[122],"requires":[125],"30":[126],"inversions,":[127],"allowing":[128],"simulated":[129],"operation":[131],"at":[132],"over":[133],"3":[134],"GHz":[135],"foundry":[138],"45nm":[139],"SOI":[140],"fabrication":[141],"process.":[142]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}