{"id":"https://openalex.org/W2068993232","doi":"https://doi.org/10.1145/1785481.1785560","title":"Collaborative voltage scaling with online STA and variable-latency datapath","display_name":"Collaborative voltage scaling with online STA and variable-latency datapath","publication_year":2010,"publication_date":"2010-05-16","ids":{"openalex":"https://openalex.org/W2068993232","doi":"https://doi.org/10.1145/1785481.1785560","mag":"2068993232"},"language":"en","primary_location":{"id":"doi:10.1145/1785481.1785560","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102077864","display_name":"Tay\u2013Jyi Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tay-Jyi Lin","raw_affiliation_strings":["Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060575770","display_name":"Pi-Cheng Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pi-Cheng Hsiao","raw_affiliation_strings":["Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018661561","display_name":"Chi\u2010Hung Lin","orcid":"https://orcid.org/0000-0002-5511-3286"},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi-Hung Lin","raw_affiliation_strings":["Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003882400","display_name":"Shu-Chang Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Chang Kuo","raw_affiliation_strings":["Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100871516","display_name":"Chou-Kun Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chou-Kun Lin","raw_affiliation_strings":["Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013133542","display_name":"Yu\u2010Ting Kuo","orcid":"https://orcid.org/0000-0002-8704-0739"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Ting Kuo","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan Roc","National Chiao Tung University , Hsinchu, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Chiao Tung University , Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100642145","display_name":"Chih\u2010Wei Liu","orcid":"https://orcid.org/0000-0002-3006-9856"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Wei Liu","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan Roc","National Chiao Tung University , Hsinchu, Taiwan, ROC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Chiao Tung University , Hsinchu, Taiwan, ROC","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102137048","display_name":"Yuan\u2010Hua Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Hua Chu","raw_affiliation_strings":["Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I4210148468"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2943,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64290034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"347","last_page":"352"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9846766591072083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6662921905517578},{"id":"https://openalex.org/keywords/vanguard","display_name":"Vanguard","score":0.6620715856552124},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6378786563873291},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5600031018257141},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5333188772201538},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4984750747680664},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4564095437526703},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.44093891978263855},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4187312722206116},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41713351011276245},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39621099829673767},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31558066606521606},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21433594822883606},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17418316006660461},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1366364061832428},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11119240522384644}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9846766591072083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6662921905517578},{"id":"https://openalex.org/C2779197502","wikidata":"https://www.wikidata.org/wiki/Q255546","display_name":"Vanguard","level":2,"score":0.6620715856552124},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6378786563873291},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5600031018257141},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5333188772201538},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4984750747680664},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4564095437526703},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.44093891978263855},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4187312722206116},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41713351011276245},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39621099829673767},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31558066606521606},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21433594822883606},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17418316006660461},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1366364061832428},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11119240522384644},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1785481.1785560","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785560","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W586368724","https://openalex.org/W1019390808","https://openalex.org/W1582019256","https://openalex.org/W1582900148","https://openalex.org/W1584898044","https://openalex.org/W1973248777","https://openalex.org/W2079706534","https://openalex.org/W2090280950","https://openalex.org/W2102587899","https://openalex.org/W2104677471","https://openalex.org/W2129984271","https://openalex.org/W2132245445","https://openalex.org/W2140317192","https://openalex.org/W2144302754","https://openalex.org/W2144645095","https://openalex.org/W2145148378","https://openalex.org/W2153489710","https://openalex.org/W2156628821","https://openalex.org/W2158443804","https://openalex.org/W2169281837","https://openalex.org/W2489355962","https://openalex.org/W3145830094"],"related_works":["https://openalex.org/W2340341502","https://openalex.org/W2371496455","https://openalex.org/W2391641349","https://openalex.org/W2381469191","https://openalex.org/W2348097132","https://openalex.org/W2348738420","https://openalex.org/W2362939924","https://openalex.org/W2352462767","https://openalex.org/W2763117311","https://openalex.org/W2392760942"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"event-driven":[4],"adaptive":[5],"voltage":[6,37],"scaling":[7],"(AVS)":[8],"system,":[9],"where":[10],"a":[11,15,19,40,57,96],"vanguard":[12,25,45],"collaborates":[13],"with":[14,39,95,103],"rearguard":[16,35],"to":[17,82,110],"find":[18],"minimal":[20],"supply":[21],"voltage.":[22],"While":[23],"the":[24,29,34,70,104,112],"is":[26,46,74,78],"responsible":[27],"for":[28],"slack":[30],"cycle":[31],"time":[32],"estimation,":[33],"allows":[36],"over-scaling":[38],"variable-latency":[41],"datapath.":[42],"An":[43],"improved":[44],"proposed":[47],"based":[48],"on":[49],"online":[50],"static":[51],"timing":[52],"analysis":[53],"(STA),":[54],"which":[55,77],"monitors":[56],"scalable":[58],"number":[59],"of":[60,86],"critical":[61,83],"path":[62,84],"candidates":[63],"at":[64],"run":[65],"time.":[66],"In":[67],"our":[68],"simulations,":[69],"delay":[71],"estimation":[72],"error":[73],"within":[75],"10%,":[76],"relatively":[79],"small":[80],"compared":[81],"variations":[85],"prevailing":[87],"multi-Vt":[88],"designs":[89],"in":[90],"deep-submicron":[91],"era.":[92],"A":[93],"testchip":[94],"32-bit":[97],"tiny":[98],"RISC":[99],"has":[100],"been":[101],"fabricated":[102],"TSMC":[105],"65nm":[106],"LP":[107],"process":[108],"technology":[109],"demonstrate":[111],"effectiveness.":[113]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}