{"id":"https://openalex.org/W2156230003","doi":"https://doi.org/10.1145/1785481.1785526","title":"Dominant critical gate identification for power and yield optimization in logic circuits","display_name":"Dominant critical gate identification for power and yield optimization in logic circuits","publication_year":2010,"publication_date":"2010-05-16","ids":{"openalex":"https://openalex.org/W2156230003","doi":"https://doi.org/10.1145/1785481.1785526","mag":"2156230003"},"language":"en","primary_location":{"id":"doi:10.1145/1785481.1785526","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059471428","display_name":"Mihir Choudhury","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mihir Choudhury","raw_affiliation_strings":["ECE Dept, Rice University, Houston, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Dept, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112573882","display_name":"Masoud Rostami","orcid":"https://orcid.org/0009-0000-2489-7674"},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Masoud Rostami","raw_affiliation_strings":["ECE Dept, Rice University, Houston, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Dept, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021693439","display_name":"Kartik Mohanram","orcid":null},"institutions":[{"id":"https://openalex.org/I74775410","display_name":"Rice University","ror":"https://ror.org/008zs3103","country_code":"US","type":"education","lineage":["https://openalex.org/I74775410"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kartik Mohanram","raw_affiliation_strings":["ECE Dept, Rice University, Houston, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Dept, Rice University, Houston, TX, USA","institution_ids":["https://openalex.org/I74775410"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74775410"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/criticality","display_name":"Criticality","score":0.67787104845047},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6030803918838501},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5727528929710388},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5486838817596436},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5206160545349121},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4933599531650543},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4854612946510315},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.42338281869888306},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42071324586868286},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3477064371109009},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3339264988899231},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2803729176521301},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16587170958518982},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10408046841621399}],"concepts":[{"id":"https://openalex.org/C125611927","wikidata":"https://www.wikidata.org/wiki/Q17008131","display_name":"Criticality","level":2,"score":0.67787104845047},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6030803918838501},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5727528929710388},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5486838817596436},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5206160545349121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4933599531650543},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4854612946510315},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.42338281869888306},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42071324586868286},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3477064371109009},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3339264988899231},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2803729176521301},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16587170958518982},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10408046841621399},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1785481.1785526","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.308.7104","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.308.7104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.rice.edu/~kmram/publications/p173.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W1581061555","https://openalex.org/W2095765930","https://openalex.org/W2095804030","https://openalex.org/W2097133954","https://openalex.org/W2102726266","https://openalex.org/W2103198499","https://openalex.org/W2105918490","https://openalex.org/W2117648153","https://openalex.org/W2119652329","https://openalex.org/W2129061351","https://openalex.org/W2132178096","https://openalex.org/W2139344695","https://openalex.org/W2159132926","https://openalex.org/W2162935501","https://openalex.org/W2170755326","https://openalex.org/W2188111980","https://openalex.org/W2505236094","https://openalex.org/W4251557249"],"related_works":["https://openalex.org/W2123973634","https://openalex.org/W4235978579","https://openalex.org/W2118170736","https://openalex.org/W202875565","https://openalex.org/W4214664648","https://openalex.org/W2004000834","https://openalex.org/W2083934283","https://openalex.org/W2909211499","https://openalex.org/W3119688974","https://openalex.org/W2060067973"],"abstract_inverted_index":{"With":[0],"increasing":[1],"process":[2,74,106,153],"variations,":[3,154],"low-VT":[4,47,61,134,157],"swapping":[5,48,62,135,158],"is":[6],"an":[7,109],"effective":[8],"technique":[9],"that":[10,34,56,133],"can":[11],"be":[12],"used":[13],"to":[14,20,85,124],"improve":[15],"timing":[16,126],"yield":[17],"without":[18],"having":[19],"modify":[21],"a":[22,35,39,53],"design":[23],"following":[24],"placement":[25],"and":[26,96,121,130,147,151],"routing.":[27],"Gate":[28],"criticality,":[29,70,95],"defined":[30],"as":[31,72,108],"the":[32,43,58,65,87,90,103,119],"probability":[33],"gate":[36,69,83,94,100,139],"lies":[37],"on":[38,64,137,160],"critical":[40,99],"path,":[41],"forms":[42],"basis":[44],"for":[45,114,149],"existing":[46],"techniques.":[49],"This":[50],"paper":[51],"presents":[52],"simulation-based":[54],"study":[55],"challenges":[57],"effectiveness":[59],"of":[60,68,89,93,105,128],"based":[63,136,159],"conventional":[66,91],"definition":[67,92],"especially":[71],"random":[73],"variations":[75,107],"increase":[76],"with":[77],"technology":[78],"scaling.":[79],"We":[80],"introduce":[81],"dominant":[82,98,138],"criticality":[84,140],"address":[86],"drawbacks":[88],"formulate":[97],"ranking":[101],"in":[102],"presence":[104],"optimization":[110],"problem.":[111],"Simulation":[112],"results":[113],"12":[115],"benchmark":[116],"circuits":[117],"from":[118],"ISCAS":[120],"OpenSPARC":[122],"suites":[123],"achieve":[125],"yields":[127],"95%":[129],"98%":[131],"indicate":[132],"reduces":[141],"leakage":[142],"power":[143],"overhead":[144],"by":[145],"61%":[146],"42%":[148],"independent":[150],"correlated":[152],"respectively,":[155],"over":[156]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}