{"id":"https://openalex.org/W1966086403","doi":"https://doi.org/10.1145/1785481.1785513","title":"Improving the testability and reliability of sequential circuits with invariant logic","display_name":"Improving the testability and reliability of sequential circuits with invariant logic","publication_year":2010,"publication_date":"2010-05-16","ids":{"openalex":"https://openalex.org/W1966086403","doi":"https://doi.org/10.1145/1785481.1785513","mag":"1966086403"},"language":"en","primary_location":{"id":"doi:10.1145/1785481.1785513","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103542139","display_name":"Nuno Alves","orcid":"https://orcid.org/0000-0002-6018-5604"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nuno Alves","raw_affiliation_strings":["Brown University, Providence, RI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084404179","display_name":"Kundan Nepal","orcid":"https://orcid.org/0000-0002-4215-3393"},"institutions":[{"id":"https://openalex.org/I131221577","display_name":"Bucknell University","ror":"https://ror.org/00fc1qt65","country_code":"US","type":"education","lineage":["https://openalex.org/I131221577"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kundan Nepal","raw_affiliation_strings":["Bucknell University, Lewisburg, PA, USA","Bucknell University, Lewisburg, Pa, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bucknell University, Lewisburg, PA, USA","institution_ids":["https://openalex.org/I131221577"]},{"raw_affiliation_string":"Bucknell University, Lewisburg, Pa, USA","institution_ids":["https://openalex.org/I131221577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044465911","display_name":"Jennifer Dworak","orcid":null},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jennifer Dworak","raw_affiliation_strings":["Brown University, Providence, RI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047635410","display_name":"R. Iris Bahar","orcid":"https://orcid.org/0000-0001-6927-8527"},"institutions":[{"id":"https://openalex.org/I27804330","display_name":"Brown University","ror":"https://ror.org/05gq02987","country_code":"US","type":"education","lineage":["https://openalex.org/I27804330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Iris Bahar","raw_affiliation_strings":["Brown University, Providence, RI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brown University, Providence, RI, USA","institution_ids":["https://openalex.org/I27804330"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1755,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.34095557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7218900918960571},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6617794036865234},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5376293659210205},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5269477963447571},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5130692720413208},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4982936382293701},{"id":"https://openalex.org/keywords/invariant","display_name":"Invariant (physics)","score":0.47756701707839966},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.45500800013542175},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.44870251417160034},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.44331398606300354},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4403139054775238},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.42202189564704895},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.41197672486305237},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.41170644760131836},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40155673027038574},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3545096814632416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1794355809688568},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16991868615150452},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1624561846256256}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7218900918960571},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6617794036865234},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5376293659210205},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5269477963447571},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5130692720413208},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4982936382293701},{"id":"https://openalex.org/C190470478","wikidata":"https://www.wikidata.org/wiki/Q2370229","display_name":"Invariant (physics)","level":2,"score":0.47756701707839966},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.45500800013542175},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.44870251417160034},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.44331398606300354},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4403139054775238},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.42202189564704895},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.41197672486305237},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.41170644760131836},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40155673027038574},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3545096814632416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1794355809688568},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16991868615150452},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1624561846256256},{"id":"https://openalex.org/C37914503","wikidata":"https://www.wikidata.org/wiki/Q156495","display_name":"Mathematical physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1785481.1785513","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785513","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1953724919","https://openalex.org/W2100669545","https://openalex.org/W2104122494","https://openalex.org/W2121760724","https://openalex.org/W2122819799","https://openalex.org/W2128303695","https://openalex.org/W2128855500","https://openalex.org/W2140817218","https://openalex.org/W2143760852","https://openalex.org/W2149558885","https://openalex.org/W2157482771","https://openalex.org/W2171908682","https://openalex.org/W2770038798"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W2107594749","https://openalex.org/W2386022279","https://openalex.org/W2373127312","https://openalex.org/W659242671","https://openalex.org/W2169337913","https://openalex.org/W1488117239","https://openalex.org/W1591214607","https://openalex.org/W2356714888","https://openalex.org/W2364534035"],"abstract_inverted_index":{"In":[0,64],"this":[1],"paper,":[2],"we":[3],"propose":[4],"the":[5,19,53],"use":[6],"of":[7,22,55],"logic":[8,27,68,90],"implications":[9,28,69,91],"to":[10,17,35,59],"enhance":[11],"online":[12],"error":[13,57,95],"detection":[14,96],"capabilities":[15],"and":[16,33,97],"improve":[18],"testing":[20],"efficiency":[21],"an":[23,56],"integrated":[24],"circuit.":[25],"These":[26],"are":[29,42],"implemented":[30],"in":[31,70],"hardware":[32,71,105],"help":[34],"verify":[36],"that":[37,89],"expected":[38],"invariant":[39],"circuit":[40,62,75],"relationships":[41],"satisfied":[43],"during":[44],"field":[45],"operation.":[46],"Thus,":[47],"any":[48],"implication":[49],"violation":[50],"will":[51,72],"indicate":[52],"presence":[54],"due":[58],"some":[60],"faulty":[61],"behavior.":[63],"addition,":[65],"checking":[66],"these":[67],"create":[73],"additional":[74],"outputs,":[76],"which":[77],"may":[78],"be":[79],"useful":[80],"for":[81],"compacting":[82],"$n$-detect":[83],"test":[84,98],"sets.":[85],"Our":[86],"results":[87],"show":[88],"can":[92],"provide":[93],"significant":[94],"pattern":[99],"count":[100],"reduction":[101],"with":[102],"very":[103],"limited":[104],"overhead.":[106]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}