{"id":"https://openalex.org/W1979439610","doi":"https://doi.org/10.1145/1785481.1785494","title":"Via configurable three-input lookup-tables for structured ASICs","display_name":"Via configurable three-input lookup-tables for structured ASICs","publication_year":2010,"publication_date":"2010-05-16","ids":{"openalex":"https://openalex.org/W1979439610","doi":"https://doi.org/10.1145/1785481.1785494","mag":"1979439610"},"language":"en","primary_location":{"id":"doi:10.1145/1785481.1785494","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100663393","display_name":"Yu\u2013Chen Chen","orcid":"https://orcid.org/0000-0003-0737-9095"},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Chen Chen","raw_affiliation_strings":["Yuan Ze University, Chung-Li, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"Yuan Ze University, Chung-Li, Taiwan Roc","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067270823","display_name":"Hou-Yu Pang","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hou-Yu Pang","raw_affiliation_strings":["Yuan Ze University, Chung-Li, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"Yuan Ze University, Chung-Li, Taiwan Roc","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071820714","display_name":"Kuen-Wey Lin","orcid":"https://orcid.org/0009-0003-9029-4996"},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Wen Lin","raw_affiliation_strings":["Yuan Ze University, Chung-Li, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"Yuan Ze University, Chung-Li, Taiwan Roc","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109219585","display_name":"Rung\u2010Bin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Rung-Bin Lin","raw_affiliation_strings":["Yuan Ze University, Chung-Li, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"Yuan Ze University, Chung-Li, Taiwan Roc","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074736358","display_name":"Hui-Hsiang Tung","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hui-Hsiang Tung","raw_affiliation_strings":["Yuan Ze University, Chung-Li, Taiwan Roc"],"affiliations":[{"raw_affiliation_string":"Yuan Ze University, Chung-Li, Taiwan Roc","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112969459","display_name":"Shih-Chieh Su","orcid":null},"institutions":[{"id":"https://openalex.org/I192703390","display_name":"Ming Chuan University","ror":"https://ror.org/02pgvzy25","country_code":"TW","type":"education","lineage":["https://openalex.org/I192703390"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shih-Chieh Su","raw_affiliation_strings":["Ming Chuan University, Gui Shan District, Taiwan Roc","Ming Chuan University, Gui Shan District, Taiwan Roc#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Chuan University, Gui Shan District, Taiwan Roc","institution_ids":["https://openalex.org/I192703390"]},{"raw_affiliation_string":"Ming Chuan University, Gui Shan District, Taiwan Roc#TAB#","institution_ids":["https://openalex.org/I192703390"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100663393"],"corresponding_institution_ids":["https://openalex.org/I99908691"],"apc_list":null,"apc_paid":null,"fwci":0.8659,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75543811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.933560848236084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8007723093032837},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7481088638305664},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7189261317253113},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6570844650268555},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5577523708343506},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5118712782859802},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44627270102500916},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4199680685997009},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38178911805152893},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3801354169845581},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3730301260948181},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34291765093803406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3211393356323242},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.28595033288002014},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21582117676734924},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.21112090349197388},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09070873260498047}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.933560848236084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8007723093032837},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7481088638305664},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7189261317253113},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6570844650268555},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5577523708343506},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5118712782859802},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44627270102500916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4199680685997009},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38178911805152893},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3801354169845581},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3730301260948181},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34291765093803406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3211393356323242},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.28595033288002014},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21582117676734924},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.21112090349197388},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09070873260498047},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1785481.1785494","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785494","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W13700719","https://openalex.org/W1492192095","https://openalex.org/W1503082651","https://openalex.org/W1518236483","https://openalex.org/W1570969114","https://openalex.org/W1966730830","https://openalex.org/W1972641423","https://openalex.org/W2009196135","https://openalex.org/W2043567162","https://openalex.org/W2097000220","https://openalex.org/W2100344939","https://openalex.org/W2105715355","https://openalex.org/W2109887272","https://openalex.org/W2123815308","https://openalex.org/W2134697552","https://openalex.org/W2134849712","https://openalex.org/W2135311497","https://openalex.org/W2139637699","https://openalex.org/W2141429499","https://openalex.org/W2157128002","https://openalex.org/W2162002393","https://openalex.org/W2166135813","https://openalex.org/W4248303983","https://openalex.org/W6630124135"],"related_works":["https://openalex.org/W2889102485","https://openalex.org/W1972355764","https://openalex.org/W1993197222","https://openalex.org/W2388299947","https://openalex.org/W4385831984","https://openalex.org/W3047211184","https://openalex.org/W2103890046","https://openalex.org/W2158494242","https://openalex.org/W2169589717","https://openalex.org/W2134697552"],"abstract_inverted_index":{"In":[0],"this":[1],"article":[2],"we":[3],"study":[4,77,96,120],"layout":[5,27],"and":[6,25,68,110],"circuit":[7,24,61],"implementations":[8],"of":[9,38],"3-input":[10,54],"lookup":[11],"table":[12],"(3-LUT)":[13],"for":[14],"via":[15],"configurable":[16],"structured":[17],"ASIC.":[18],"We":[19,29],"present":[20],"a":[21,32,60,64,83],"new":[22],"3-LUT":[23,102],"several":[26],"designs.":[28],"also":[30,117],"propose":[31],"method":[33],"to":[34,49,58,119],"improve":[35],"the":[36,52,100],"delay":[37],"any":[39],"logic":[40],"function":[41],"with":[42,104,123],"fewer":[43],"inputs.":[44,125],"A":[45],"3-LUT,":[46],"being":[47],"able":[48],"realize":[50],"all":[51],"256":[53],"functions,":[55],"enables":[56],"us":[57],"synthesize":[59],"using":[62,82],"both":[63],"standard":[65],"cell":[66],"synthesizer":[67,85],"an":[69],"FPGA":[70],"technology":[71],"mapper":[72],"such":[73],"as":[74],"FlowMap.":[75,94],"Our":[76,95,113],"shows":[78,98],"that":[79,91,99],"circuits":[80],"synthesized":[81],"standard-cell":[84],"usually":[86],"achieves":[87,106],"better":[88,107],"timing":[89],"than":[90],"obtained":[92],"by":[93],"further":[97],"well-known":[101],"implemented":[103],"multiplexers":[105],"timing,":[108],"area,":[109],"power":[111],"dissipation.":[112],"methodology":[114],"can":[115],"be":[116],"employed":[118],"look-up":[121],"tables":[122],"more":[124]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}