{"id":"https://openalex.org/W1981150359","doi":"https://doi.org/10.1145/1785481.1785489","title":"Bus-pin-aware bus-driven floorplanning","display_name":"Bus-pin-aware bus-driven floorplanning","publication_year":2010,"publication_date":"2010-05-16","ids":{"openalex":"https://openalex.org/W1981150359","doi":"https://doi.org/10.1145/1785481.1785489","mag":"1981150359"},"language":"en","primary_location":{"id":"doi:10.1145/1785481.1785489","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009033496","display_name":"Bo-Shiun Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Bo-Shiun Wu","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan Roc","National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan Roc","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062800747","display_name":"Tsung-Yi Ho","orcid":"https://orcid.org/0000-0001-7348-5625"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yi Ho","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan Roc","National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan Roc","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"National Cheng-Kung University, Tainan, Taiwan, ROC#TAB#","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009033496"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":1.4432,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82651301,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9374018907546997},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.6271103620529175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.600740909576416},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.5958074331283569},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5854048728942871},{"id":"https://openalex.org/keywords/bus-network","display_name":"Bus network","score":0.5441883206367493},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5052257180213928},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.4778865575790405},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.4720267355442047},{"id":"https://openalex.org/keywords/position","display_name":"Position (finance)","score":0.44610562920570374},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.429198294878006},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16615045070648193}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9374018907546997},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.6271103620529175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.600740909576416},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.5958074331283569},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5854048728942871},{"id":"https://openalex.org/C54609922","wikidata":"https://www.wikidata.org/wiki/Q748329","display_name":"Bus network","level":4,"score":0.5441883206367493},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5052257180213928},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.4778865575790405},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.4720267355442047},{"id":"https://openalex.org/C198082294","wikidata":"https://www.wikidata.org/wiki/Q3399648","display_name":"Position (finance)","level":2,"score":0.44610562920570374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.429198294878006},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16615045070648193},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1785481.1785489","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1785481.1785489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th symposium on Great lakes symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1994377575","https://openalex.org/W2013245378","https://openalex.org/W2021411243","https://openalex.org/W2022129139","https://openalex.org/W2125232865","https://openalex.org/W2133679891","https://openalex.org/W2144473140","https://openalex.org/W2151335843","https://openalex.org/W3145128584","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2387146226","https://openalex.org/W4255235451","https://openalex.org/W2362390174","https://openalex.org/W2404980846","https://openalex.org/W70103254","https://openalex.org/W4245683708","https://openalex.org/W51382759","https://openalex.org/W4244800129","https://openalex.org/W2156044951","https://openalex.org/W2383984117"],"abstract_inverted_index":{"As":[0],"the":[1,11,17,22,33,57,67,72,77,85,92,100,115,118,131,135,138,154,159,181],"number":[2],"of":[3,27,71,94,104,133,137],"buses":[4],"increase":[5],"substantially":[6],"in":[7,20,44,56,124,130,168],"multi-core":[8],"SoC":[9,28],"designs,":[10],"bus":[12,34,73,95,105,107,119,125],"planning":[13,35],"problem":[14,51],"has":[15,52],"become":[16],"dominant":[18],"factor":[19],"determining":[21],"performance":[23],"and":[24,69,102,143,179],"power":[25],"consumption":[26],"designs.":[29],"To":[30],"cope":[31],"with":[32,153],"problem,":[36],"it":[37],"is":[38,141],"desirable":[39],"to":[40,112],"consider":[41],"this":[42,81],"issue":[43],"early":[45],"floorplanning":[46,50,87,147],"stage.":[47],"Recently,":[48],"bus-driven":[49,86,146,156],"attracted":[53],"much":[54],"attention":[55],"literature.":[58],"However,":[59],"current":[60],"algorithms":[61],"adopt":[62],"an":[63],"over-simplified":[64],"formulation":[65],"ignoring":[66],"position":[68,101],"orientation":[70,103],"pins":[74],"may":[75],"deteriorate":[76],"chip":[78],"performance.":[79],"In":[80],"paper,":[82],"we":[83],"propose":[84],"algorithm":[88,165],"that":[89,120,163],"fully":[90,98],"considers":[91],"impacts":[93],"pins.":[96],"By":[97],"utilizing":[99],"pins,":[106],"bendings":[108],"are":[109],"not":[110],"restricted":[111],"occur":[113],"at":[114],"modules":[116],"on":[117],"have":[121],"more":[122,128],"flexibilities":[123,129],"routing.":[126],"With":[127],"shapes":[132],"buses,":[134],"size":[136],"solution":[139,148],"space":[140],"increased":[142],"a":[144],"better":[145,167],"can":[149],"be":[150],"obtained.":[151],"Compared":[152],"state-of-the-art":[155],"floorplanner":[157],"[5],":[158],"experimental":[160],"results":[161],"show":[162],"our":[164],"performs":[166],"runtime":[169],"by":[170,174,177,183],"3.5x,":[171],"success":[172],"rate":[173],"1.2x,":[175],"wirelength":[176],"1.8x,":[178],"reduced":[180],"deadspace":[182],"1.2x.":[184]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}