{"id":"https://openalex.org/W1978037372","doi":"https://doi.org/10.1145/1772954.1772959","title":"TAO","display_name":"TAO","publication_year":2010,"publication_date":"2010-04-24","ids":{"openalex":"https://openalex.org/W1978037372","doi":"https://doi.org/10.1145/1772954.1772959","mag":"1978037372"},"language":"en","primary_location":{"id":"doi:10.1145/1772954.1772959","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1772954.1772959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040178299","display_name":"Edson Borin","orcid":"https://orcid.org/0000-0003-1783-4231"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Edson Borin","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101174906","display_name":"Youfeng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Youfeng Wu","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100417009","display_name":"Cheng Wang","orcid":"https://orcid.org/0000-0002-5881-7756"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng Wang","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100431776","display_name":"Wei Liu","orcid":"https://orcid.org/0000-0002-3131-7401"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Liu","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021886781","display_name":"Maur\u00edcio Breternitz","orcid":"https://orcid.org/0000-0003-1752-6255"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mauricio Breternitz","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109635991","display_name":"Shiliang Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shiliang Hu","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036008583","display_name":"Esfir Natanzon","orcid":null},"institutions":[{"id":"https://openalex.org/I80687555","display_name":"Israel Electric (Israel)","ror":"https://ror.org/01p8dnv11","country_code":"IL","type":"company","lineage":["https://openalex.org/I80687555"]},{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Esfir Natanzon","raw_affiliation_strings":["Intel Corporation, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Haifa, Israel","institution_ids":["https://openalex.org/I80687555","https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000940067","display_name":"S. Rotem","orcid":null},"institutions":[{"id":"https://openalex.org/I80687555","display_name":"Israel Electric (Israel)","ror":"https://ror.org/01p8dnv11","country_code":"IL","type":"company","lineage":["https://openalex.org/I80687555"]},{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shai Rotem","raw_affiliation_strings":["Intel Corporation, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Haifa, Israel","institution_ids":["https://openalex.org/I80687555","https://openalex.org/I4210104622"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052971521","display_name":"Roni Rosner","orcid":null},"institutions":[{"id":"https://openalex.org/I80687555","display_name":"Israel Electric (Israel)","ror":"https://ror.org/01p8dnv11","country_code":"IL","type":"company","lineage":["https://openalex.org/I80687555"]},{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Roni Rosner","raw_affiliation_strings":["Intel Corporation, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Haifa, Israel","institution_ids":["https://openalex.org/I80687555","https://openalex.org/I4210104622"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5040178299"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.995,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.94063795,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"12","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/atomicity","display_name":"Atomicity","score":0.8829880952835083},{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.8558703660964966},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8447277545928955},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6046255230903625},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5554090738296509},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5507400035858154},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.549194872379303},{"id":"https://openalex.org/keywords/software-transactional-memory","display_name":"Software transactional memory","score":0.522616446018219},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4541926980018616},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.43364065885543823},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.38179609179496765},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23372483253479004},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.18599551916122437},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17100843787193298}],"concepts":[{"id":"https://openalex.org/C188045909","wikidata":"https://www.wikidata.org/wiki/Q3306359","display_name":"Atomicity","level":3,"score":0.8829880952835083},{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.8558703660964966},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8447277545928955},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6046255230903625},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5554090738296509},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5507400035858154},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.549194872379303},{"id":"https://openalex.org/C167149655","wikidata":"https://www.wikidata.org/wiki/Q1189004","display_name":"Software transactional memory","level":4,"score":0.522616446018219},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4541926980018616},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.43364065885543823},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.38179609179496765},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23372483253479004},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.18599551916122437},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17100843787193298},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1772954.1772959","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1772954.1772959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1525227808","https://openalex.org/W1543865847","https://openalex.org/W1983630549","https://openalex.org/W2008451057","https://openalex.org/W2010220656","https://openalex.org/W2089320150","https://openalex.org/W2096121393","https://openalex.org/W2099018580","https://openalex.org/W2099336824","https://openalex.org/W2101398646","https://openalex.org/W2113751407","https://openalex.org/W2114067856","https://openalex.org/W2122963045","https://openalex.org/W2124595802","https://openalex.org/W2125340270","https://openalex.org/W2130392506","https://openalex.org/W2134633067","https://openalex.org/W2143236775","https://openalex.org/W2143535196","https://openalex.org/W2146448836","https://openalex.org/W2148865465","https://openalex.org/W2148947321","https://openalex.org/W2150023094","https://openalex.org/W2153478046","https://openalex.org/W2155943969","https://openalex.org/W2157075925","https://openalex.org/W2165423885","https://openalex.org/W2594302286","https://openalex.org/W4239813889","https://openalex.org/W4250089307","https://openalex.org/W4302572840"],"related_works":["https://openalex.org/W4252722439","https://openalex.org/W2172064476","https://openalex.org/W2103847662","https://openalex.org/W3155619820","https://openalex.org/W2783561925","https://openalex.org/W4300145204","https://openalex.org/W2963373502","https://openalex.org/W2912336518","https://openalex.org/W2063050381","https://openalex.org/W999441564"],"abstract_inverted_index":{"Dynamic":[0],"binary":[1,25],"translation":[2],"is":[3,12],"a":[4,65,99],"key":[5],"component":[6],"of":[7,43,58,76,85,101],"Hardware/Software":[8],"(HW/SW)":[9],"co-design,":[10],"which":[11,70],"an":[13,106,120],"enabling":[14],"technology":[15],"for":[16],"processor":[17,36],"microarchitecture":[18],"innovation.":[19],"There":[20],"are":[21],"two":[22,78,87],"well-known":[23],"dynamic":[24],"optimization":[26,68],"techniques":[27],"based":[28],"on":[29],"atomic":[30,41,67],"execution":[31,42],"support.":[32],"Frame-based":[33],"optimizations":[34,48],"leverage":[35],"pipeline":[37],"support":[38,52],"to":[39,53],"enable":[40],"hot":[44],"traces.":[45],"Region":[46],"level":[47],"employ":[49],"transactional-memory-like":[50],"atomicity":[51],"aggressively":[54],"optimize":[55],"large":[56],"regions":[57],"code.":[59],"In":[60],"this":[61],"paper":[62],"we":[63],"propose":[64],"two-level":[66],"scheme":[69],"not":[71],"only":[72],"overcomes":[73],"the":[74,77,83,86,94,113,116],"limitations":[75],"approaches,":[79],"but":[80],"also":[81],"boosts":[82],"benefits":[84],"approaches":[88],"effectively.":[89],"Our":[90],"experiment":[91],"shows":[92],"that":[93],"combined":[95],"approach":[96,118],"can":[97],"achieve":[98],"total":[100],"21.5%":[102],"performance":[103,114],"improvement":[104],"over":[105,115],"aggressive":[107],"out-of-order":[108],"baseline":[109],"machine":[110],"and":[111],"improve":[112],"frame-based":[117],"by":[119],"additional":[121],"5.3%.":[122]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}