{"id":"https://openalex.org/W2015541974","doi":"https://doi.org/10.1145/1755888.1755900","title":"Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications","display_name":"Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications","publication_year":2010,"publication_date":"2010-04-13","ids":{"openalex":"https://openalex.org/W2015541974","doi":"https://doi.org/10.1145/1755888.1755900","mag":"2015541974"},"language":"en","primary_location":{"id":"doi:10.1145/1755888.1755900","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1755888.1755900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009368395","display_name":"Ines Viskic","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ines Viskic","raw_affiliation_strings":["Center for Embedded Computer Systems, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210145666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005791495","display_name":"Lochi Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lochi Yu","raw_affiliation_strings":["Center for Embedded Computer Systems, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210145666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Gajski","raw_affiliation_strings":["Center for Embedded Computer Systems, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210145666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210145666"],"apc_list":null,"apc_paid":null,"fwci":1.7603,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.83876124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9122978448867798},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8022202849388123},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.6385388374328613},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.5643479824066162},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.5582378506660461},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.545016348361969},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5140184164047241},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5120975971221924},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4391584098339081},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.43526849150657654},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4189787209033966},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.19405603408813477},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1770903468132019},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10952824354171753},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0946551263332367}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9122978448867798},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8022202849388123},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.6385388374328613},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.5643479824066162},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.5582378506660461},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.545016348361969},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5140184164047241},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5120975971221924},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4391584098339081},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.43526849150657654},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4189787209033966},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.19405603408813477},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1770903468132019},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10952824354171753},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0946551263332367},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1755888.1755900","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1755888.1755900","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W87720826","https://openalex.org/W576723816","https://openalex.org/W1496267491","https://openalex.org/W1535347731","https://openalex.org/W1597755753","https://openalex.org/W2064257503","https://openalex.org/W2073906129","https://openalex.org/W2097930596","https://openalex.org/W2098700850","https://openalex.org/W2119699246","https://openalex.org/W2120235301","https://openalex.org/W2141018266","https://openalex.org/W2148740615","https://openalex.org/W2159840548","https://openalex.org/W2401585136","https://openalex.org/W6603534602","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W2052231622","https://openalex.org/W1595273177","https://openalex.org/W2887983008","https://openalex.org/W2113499397","https://openalex.org/W1991558674","https://openalex.org/W2053766034","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1966325333","https://openalex.org/W2144357574"],"abstract_inverted_index":{"With":[0],"increasingly":[1],"more":[2],"complex":[3],"Multi-Processor":[4],"Systems":[5],"on":[6,126],"Chip":[7,127],"(MPSoC)":[8],"and":[9,16,41,65,70,88,174],"shortening":[10],"time-to-market":[11],"projections,":[12],"Transaction":[13],"Level":[14],"Modeling":[15],"Platform":[17,38],"Aware":[18,39],"Design":[19,40],"are":[20],"seen":[21],"as":[22,120],"promising":[23],">approaches":[24],"to":[25,44,123],"efficient":[26,173],"MPSoC":[27],"design.In":[28],"this":[29],"paper,":[30],"we":[31],"present":[32],"an":[33,66,73],"automatized":[34],"3-phase":[35],"process":[36],"of":[37,54,137,166],"apply":[42],"it":[43],"Kahn":[45],"Process":[46],"Networks":[47],"(KPN)":[48],"applications,":[49],"a":[50,171],"widely":[51],"used":[52],"model":[53],"computation":[55],"for":[56,113],"data-flow":[57],"applications.":[58],"We":[59,85],"start":[60],"with":[61,76,93,108,133],"the":[62,82,109,134,138,145,152],"KPN":[63,153],"application":[64,154],"abstract":[67],"platform":[68,91,104,167],"template":[69],"automatically":[71],"generate":[72],"executable":[74],"TLM":[75],"estimated":[77],"timing":[78],"that":[79,163],"accurately":[80],"reflects":[81],"system":[83],"platform.":[84],"support":[86,124],"homogeneous":[87],"heterogeneous":[89,103],"multi-master":[90],"models":[92],"shared":[94],"memory":[95],"or":[96],"direct":[97],"communication":[98,101],"paradigm.":[99],"The":[100,160],"in":[102,143,155],"modules":[105],"is":[106],"enabled":[107],"transducer":[110],"unit":[111],"(TX)":[112],"protocol":[114],"translation.":[115],"TX":[116],"units":[117],"also":[118],"act":[119],"message":[121],"routers":[122],"Network":[125],"(NoC)":[128],"communication.We":[129],"evaluate":[130],"our":[131],"approach":[132],"case":[135],"study":[136],"H.264":[139],"Encoder":[140],"design":[141,148,177],"process,":[142],"which":[144],"specification":[146],"compliant":[147],"was":[149],"reached":[150],"from":[151],"less":[156],"than":[157],"2":[158],"hours.":[159],"example":[161],"demonstrates":[162],"automatic":[164],"generation":[165],"aware":[168],"TLMs":[169],"enables":[170],"fast,":[172],"error":[175],"resilient":[176],"process.":[178]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}