{"id":"https://openalex.org/W2014895276","doi":"https://doi.org/10.1145/1741906.1742220","title":"Architecture and synthesis issues in PSoC","display_name":"Architecture and synthesis issues in PSoC","publication_year":2010,"publication_date":"2010-02-26","ids":{"openalex":"https://openalex.org/W2014895276","doi":"https://doi.org/10.1145/1741906.1742220","mag":"2014895276"},"language":"en","primary_location":{"id":"doi:10.1145/1741906.1742220","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1741906.1742220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference and Workshop on Emerging Trends in Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057535574","display_name":"Manoj Sankhe","orcid":"https://orcid.org/0000-0001-9399-9017"},"institutions":[{"id":"https://openalex.org/I226983648","display_name":"Narsee Monjee Institute of Management Studies","ror":"https://ror.org/04qksbm30","country_code":"IN","type":"education","lineage":["https://openalex.org/I226983648"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Manoj Sankhe","raw_affiliation_strings":["","Narsee Monjee Institute of Management Studies, Mumbai, India"],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]},{"raw_affiliation_string":"Narsee Monjee Institute of Management Studies, Mumbai, India","institution_ids":["https://openalex.org/I226983648"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062818574","display_name":"Rajendra D. Kanphade","orcid":"https://orcid.org/0000-0003-0474-136X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rajendra Kanphade","raw_affiliation_strings":[""],"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5057535574"],"corresponding_institution_ids":["https://openalex.org/I226983648"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09492988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1019","last_page":"1019"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9787999987602234,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9764000177383423,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/psoc","display_name":"PSoC","score":0.9001786708831787},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6966899037361145},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6279131174087524},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.626712441444397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6169033646583557},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5310671329498291},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4580056667327881},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.4465833306312561},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3877858817577362}],"concepts":[{"id":"https://openalex.org/C95421548","wikidata":"https://www.wikidata.org/wiki/Q1640617","display_name":"PSoC","level":3,"score":0.9001786708831787},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6966899037361145},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6279131174087524},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.626712441444397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6169033646583557},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5310671329498291},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4580056667327881},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.4465833306312561},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3877858817577362},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1741906.1742220","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1741906.1742220","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference and Workshop on Emerging Trends in Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W1175778682","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2144894655","https://openalex.org/W2374423359","https://openalex.org/W1996689854","https://openalex.org/W3162130314","https://openalex.org/W4395090620","https://openalex.org/W1994061981"],"abstract_inverted_index":{"The":[0,85],"technology":[1,42],"and":[2,26,51,75,82,96],"architecture":[3],"of":[4,18,54,70],"interconnections":[5],"could":[6],"be":[7],"considered":[8],"as":[9],"the":[10,16,55,76],"most":[11],"important":[12],"factor":[13],"in":[14,79],"determining":[15],"effectiveness":[17],"Microcontrollers,":[19],"FPGA,":[20],"PSoC":[21,62,71,80],"(Program":[22],"Silicon":[23],"on":[24],"chip),":[25],"ASIC":[27],"etc.":[28],"for":[29,43,57],"a":[30,40,93],"specific":[31],"application.":[32],"Due":[33],"to":[34],"their":[35],"restricted":[36],"connectivity,":[37],"FPGAs":[38],"represent":[39],"challenging":[41],"CAD":[44,97],"tools":[45,98],"developers.":[46],"This":[47],"paper":[48],"presents":[49],"theoretical":[50],"experimental":[52],"aspects":[53],"methodology":[56],"embedded":[58],"system":[59],"design":[60],"with":[61],"controllers.":[63],"Also":[64],"we":[65],"will":[66,87],"present":[67],"an":[68],"overview":[69],"architecture,":[72],"available":[73],"commercially":[74],"approaches":[77],"used":[78],"layout":[81],"logic":[83],"synthesis.":[84],"presentation":[86],"cover":[88],"these":[89],"issues":[90],"from":[91],"both":[92],"user's":[94],"prospective":[95],"developers":[99],"prospective.":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}