{"id":"https://openalex.org/W1984180023","doi":"https://doi.org/10.1145/1741906.1742108","title":"A new approach to minimize leakage power in nano-scale VLSI adder","display_name":"A new approach to minimize leakage power in nano-scale VLSI adder","publication_year":2010,"publication_date":"2010-02-26","ids":{"openalex":"https://openalex.org/W1984180023","doi":"https://doi.org/10.1145/1741906.1742108","mag":"1984180023"},"language":"en","primary_location":{"id":"doi:10.1145/1741906.1742108","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1741906.1742108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference and Workshop on Emerging Trends in Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025401730","display_name":"Pardeep Jamwal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156205","display_name":"Indian Institute of Management Visakhapatnam","ror":"https://ror.org/05v3hkt95","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210156205"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"P. Jamwal","raw_affiliation_strings":["Chaitanya Engineering College, Visakhapatnam, India","Chaitanya Engineering College, Visakhapatnam, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Chaitanya Engineering College, Visakhapatnam, India","institution_ids":["https://openalex.org/I4210156205"]},{"raw_affiliation_string":"Chaitanya Engineering College, Visakhapatnam, India#TAB#","institution_ids":["https://openalex.org/I4210156205"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101945130","display_name":"M.B. Srinivas","orcid":"https://orcid.org/0000-0003-3820-0561"},"institutions":[{"id":"https://openalex.org/I4210101034","display_name":"Birla Institute of Technology and Science - Hyderabad Campus","ror":"https://ror.org/014ctt859","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210101034","https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. B. Srinivas","raw_affiliation_strings":["BITS Pilani, (Hyderabad Campus), Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"BITS Pilani, (Hyderabad Campus), Hyderabad, India","institution_ids":["https://openalex.org/I4210101034"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082807189","display_name":"G. V. K. Sarma","orcid":null},"institutions":[{"id":"https://openalex.org/I885392262","display_name":"GITAM University","ror":"https://ror.org/0440p1d37","country_code":"IN","type":"education","lineage":["https://openalex.org/I885392262"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G. V. K. Sarma","raw_affiliation_strings":["GITAM University, Visakhapatnam, India"],"affiliations":[{"raw_affiliation_string":"GITAM University, Visakhapatnam, India","institution_ids":["https://openalex.org/I885392262"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103050177","display_name":"M. Murali Krishna","orcid":"https://orcid.org/0000-0002-5779-0838"},"institutions":[{"id":"https://openalex.org/I885392262","display_name":"GITAM University","ror":"https://ror.org/0440p1d37","country_code":"IN","type":"education","lineage":["https://openalex.org/I885392262"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. M. Krishna","raw_affiliation_strings":["GITAM University, Visakhapatnam, India"],"affiliations":[{"raw_affiliation_string":"GITAM University, Visakhapatnam, India","institution_ids":["https://openalex.org/I885392262"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5025401730"],"corresponding_institution_ids":["https://openalex.org/I4210156205"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06657551,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"880","last_page":"886"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8010727763175964},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6368369460105896},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5983250141143799},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5662645101547241},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.5121111869812012},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5114613771438599},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.49367985129356384},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4677716791629791},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3930227756500244},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3191949725151062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3038756251335144},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24216225743293762},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.23263666033744812},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.17667490243911743},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1469174325466156},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12693354487419128},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0928792953491211}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8010727763175964},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6368369460105896},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5983250141143799},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5662645101547241},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.5121111869812012},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5114613771438599},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.49367985129356384},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4677716791629791},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3930227756500244},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3191949725151062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3038756251335144},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24216225743293762},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.23263666033744812},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.17667490243911743},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1469174325466156},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12693354487419128},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0928792953491211},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1741906.1742108","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1741906.1742108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference and Workshop on Emerging Trends in Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1535830875","https://openalex.org/W1601651202","https://openalex.org/W2032260674","https://openalex.org/W2083626899","https://openalex.org/W2114621701","https://openalex.org/W2126357937","https://openalex.org/W2129314263","https://openalex.org/W2131054871","https://openalex.org/W2134511326","https://openalex.org/W2146094093","https://openalex.org/W2154941994","https://openalex.org/W2501959885","https://openalex.org/W3172772885","https://openalex.org/W6636174989","https://openalex.org/W6679363547"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W1993041309","https://openalex.org/W2015155483"],"abstract_inverted_index":{"Leakage":[0],"power":[1,17,24,95,159],"became":[2],"very":[3],"predominant":[4],"for":[5,175],"nano":[6],"scale":[7],"devices":[8],"i.e":[9],"90nm":[10],"and":[11,101,140,195],"45nm.":[12],"ITRS":[13],"reports":[14],"that":[15],"leakage":[16,34,82,94],"dissipation":[18],"may":[19],"come":[20],"to":[21,63,77,98,136],"dominate":[22],"total":[23],"consumption":[25],"[1].":[26],"We":[27,41],"propose":[28],"a":[29,57,128,204,208],"novel":[30],"approach,":[31,90],"which":[32],"reduces":[33],"current":[35],"while":[36,188],"saving":[37],"exact":[38,110,198],"logic":[39,111,117,199],"state.":[40],"designed":[42],"Four":[43],"bit":[44],"Adder":[45],"using":[46,153],"traditional":[47],"sleep":[48,67,100,120,169,184],"transistors":[49,53,170],"plus":[50],"two":[51],"additional":[52,157],"--":[54,62],"driven":[55],"by":[56],"gate's":[58],"already":[59],"calculated":[60],"output":[61],"save":[64],"state":[65,112,118],"during":[66],"mode.":[68],"Dual":[69],"Vth":[70],"values":[71],"can":[72],"be":[73],"applied":[74],"in":[75,183,207],"order":[76],"dramatically":[78],"reduce":[79],"sub":[80],"threshold":[81],"current.":[83],"In":[84],"short,":[85],"like":[86],"the":[87,99,106,116,145,165,178],"sleepy":[88,146],"stack":[89,147],"our":[91,132,150,201],"approach":[92,133,151,202],"achieves":[93,134],"reduction":[96],"equivalent":[97],"zigzag":[102],"approaches":[103],"but":[104],"with":[105,127],"advantage":[107],"of":[108,114,152,181,197],"maintaining":[109],"(instead":[113],"destroying":[115],"when":[119],"mode":[121,187],"is":[122],"entered).":[123],"Based":[124],"on":[125],"experiments":[126],"4-bit":[129],"adder":[130],"circuit,":[131],"up":[135],"49%":[137,141],"less":[138,142],"delay":[139],"area":[143],"than":[144,164],"approach.":[148],"Unfortunately,":[149],"high":[154,193],"Vt":[155],"causes":[156],"dynamic":[158],"consumption,":[160],"approximately":[161],"15%":[162],"more":[163],"base":[166],"case":[167],"(no":[168],"used":[171],"at":[172],"all).":[173],"However,":[174],"applications":[176],"spending":[177],"vast":[179],"majority":[180],"time":[182],"or":[185],"standby":[186],"also":[189],"requiring":[190],"low":[191],"area,":[192],"performance":[194],"maintenance":[196],"state,":[200],"provides":[203],"new":[205],"weapon":[206],"VLSI":[209],"designer's":[210],"arsenal.":[211]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}