{"id":"https://openalex.org/W1982555162","doi":"https://doi.org/10.1145/1741906.1742101","title":"Novel circuit technique for reduction of active drain current in low leakage digital VLSI circuits","display_name":"Novel circuit technique for reduction of active drain current in low leakage digital VLSI circuits","publication_year":2010,"publication_date":"2010-02-26","ids":{"openalex":"https://openalex.org/W1982555162","doi":"https://doi.org/10.1145/1741906.1742101","mag":"1982555162"},"language":"en","primary_location":{"id":"doi:10.1145/1741906.1742101","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1741906.1742101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference and Workshop on Emerging Trends in Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063975084","display_name":"Vaibhav Neema","orcid":"https://orcid.org/0000-0003-0922-373X"},"institutions":[{"id":"https://openalex.org/I138272832","display_name":"Devi Ahilya Vishwavidyalaya","ror":"https://ror.org/05c2p1f98","country_code":"IN","type":"education","lineage":["https://openalex.org/I138272832"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"V. Neema","raw_affiliation_strings":["IET-Devi Ahilya University, Indore, India"],"affiliations":[{"raw_affiliation_string":"IET-Devi Ahilya University, Indore, India","institution_ids":["https://openalex.org/I138272832"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048924732","display_name":"Shailesh Singh Chouhan","orcid":"https://orcid.org/0000-0002-6055-3198"},"institutions":[{"id":"https://openalex.org/I138272832","display_name":"Devi Ahilya Vishwavidyalaya","ror":"https://ror.org/05c2p1f98","country_code":"IN","type":"education","lineage":["https://openalex.org/I138272832"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Chouhan","raw_affiliation_strings":["IET-Devi Ahilya University, Indore, India"],"affiliations":[{"raw_affiliation_string":"IET-Devi Ahilya University, Indore, India","institution_ids":["https://openalex.org/I138272832"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009869599","display_name":"Sanjiv Tokekar","orcid":"https://orcid.org/0000-0002-0845-0300"},"institutions":[{"id":"https://openalex.org/I138272832","display_name":"Devi Ahilya Vishwavidyalaya","ror":"https://ror.org/05c2p1f98","country_code":"IN","type":"education","lineage":["https://openalex.org/I138272832"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Tokekar","raw_affiliation_strings":["IET-Devi Ahilya University, Indore, India"],"affiliations":[{"raw_affiliation_string":"IET-Devi Ahilya University, Indore, India","institution_ids":["https://openalex.org/I138272832"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063975084"],"corresponding_institution_ids":["https://openalex.org/I138272832"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06535575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"843","last_page":"847"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9218785762786865},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7074090242385864},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6126514673233032},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5670562386512756},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5362246632575989},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4908478856086731},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.48215290904045105},{"id":"https://openalex.org/keywords/active-load","display_name":"Active load","score":0.45015260577201843},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4378204643726349},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.4318382740020752},{"id":"https://openalex.org/keywords/drain-induced-barrier-lowering","display_name":"Drain-induced barrier lowering","score":0.4295092821121216},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.42930084466934204},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.41202110052108765},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3679899573326111},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3665275275707245},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31666117906570435},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.28805404901504517}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9218785762786865},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7074090242385864},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6126514673233032},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5670562386512756},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5362246632575989},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4908478856086731},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.48215290904045105},{"id":"https://openalex.org/C29760048","wikidata":"https://www.wikidata.org/wiki/Q4677562","display_name":"Active load","level":4,"score":0.45015260577201843},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4378204643726349},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.4318382740020752},{"id":"https://openalex.org/C73118932","wikidata":"https://www.wikidata.org/wiki/Q5305541","display_name":"Drain-induced barrier lowering","level":5,"score":0.4295092821121216},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.42930084466934204},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.41202110052108765},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3679899573326111},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3665275275707245},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31666117906570435},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.28805404901504517},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1741906.1742101","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1741906.1742101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference and Workshop on Emerging Trends in Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W152792319","https://openalex.org/W274004780","https://openalex.org/W2004388506","https://openalex.org/W2039097694","https://openalex.org/W2117414455","https://openalex.org/W2129314263","https://openalex.org/W2131862714","https://openalex.org/W2149009819","https://openalex.org/W2496254462"],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W3208688275","https://openalex.org/W2051630841","https://openalex.org/W2182823075","https://openalex.org/W2551732747","https://openalex.org/W2009654856","https://openalex.org/W2073711779","https://openalex.org/W2033188452","https://openalex.org/W2133624907","https://openalex.org/W2461540999"],"abstract_inverted_index":{"Transistor":[0],"stack":[1,61],"[1]":[2],"is":[3,32,74,80],"one":[4],"of":[5,26,52,58,66],"technique":[6,49],"used":[7],"to":[8,36],"minimize":[9],"the":[10],"standby":[11],"current":[12,22,54],"in":[13,29,41,55],"Nano-scale":[14],"CMOS":[15],"circuits.":[16],"Experimentally":[17],"we":[18],"observed":[19],"that":[20],"drain":[21,53],"consumption":[23],"by":[24],"stacking":[25],"NMOS":[27,38,62],"transistors":[28],"active":[30,42,56],"mode":[31,57],"high":[33],"as":[34],"compared":[35],"single":[37],"transistor":[39],"operating":[40],"mode.":[43],"This":[44],"paper":[45],"describes":[46],"novel":[47],"circuit":[48,79],"for":[50,60,82],"reduction":[51],"operation":[59],"assembly.":[63],"The":[64,77],"effect":[65],"VGS,":[67],"VDS,":[68],"VSB":[69],"and":[70],"intermediates":[71],"node":[72],"voltages":[73],"also":[75],"addressed.":[76],"proposed":[78],"simulated":[81],"TSMC":[83],"0.18":[84],"\u03bcm":[85],"technology":[86],"using":[87],"Spice\u00a9":[88],"simulator.":[89]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}