{"id":"https://openalex.org/W2019450475","doi":"https://doi.org/10.1145/1741906.1742000","title":"Design of Viterbi decoder with minimum transition hybrid register exchange processing","display_name":"Design of Viterbi decoder with minimum transition hybrid register exchange processing","publication_year":2010,"publication_date":"2010-02-26","ids":{"openalex":"https://openalex.org/W2019450475","doi":"https://doi.org/10.1145/1741906.1742000","mag":"2019450475"},"language":"en","primary_location":{"id":"doi:10.1145/1741906.1742000","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1741906.1742000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference and Workshop on Emerging Trends in Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043678287","display_name":"S. L. Haridas","orcid":"https://orcid.org/0000-0002-1941-2502"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S. L. Haridas","raw_affiliation_strings":["B. D. College of Engineering, Sevagram (M.S.), India"],"affiliations":[{"raw_affiliation_string":"B. D. College of Engineering, Sevagram (M.S.), India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027266289","display_name":"N. K. Choudhari","orcid":"https://orcid.org/0000-0002-0222-4265"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. K. Choudhari","raw_affiliation_strings":["Smt. Bhagvati Chaturvedi COE, Nagpur (M.S.), India"],"affiliations":[{"raw_affiliation_string":"Smt. Bhagvati Chaturvedi COE, Nagpur (M.S.), India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043678287"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2886,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.61762216,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"432","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.8379731178283691},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.8159412145614624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7956140041351318},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6847087144851685},{"id":"https://openalex.org/keywords/soft-output-viterbi-algorithm","display_name":"Soft output Viterbi algorithm","score":0.5925742387771606},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.5446348786354065},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49955177307128906},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.4730333983898163},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37545016407966614},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3530527949333191},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3527592420578003},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3215821385383606},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.26638972759246826},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.15238061547279358},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1489844024181366},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09513106942176819},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.0844564139842987}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.8379731178283691},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.8159412145614624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7956140041351318},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6847087144851685},{"id":"https://openalex.org/C130319729","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Soft output Viterbi algorithm","level":5,"score":0.5925742387771606},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.5446348786354065},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49955177307128906},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.4730333983898163},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37545016407966614},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3530527949333191},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3527592420578003},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3215821385383606},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.26638972759246826},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.15238061547279358},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1489844024181366},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09513106942176819},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.0844564139842987},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1741906.1742000","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1741906.1742000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference and Workshop on Emerging Trends in Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1547695128","https://openalex.org/W1991133427","https://openalex.org/W2045430816","https://openalex.org/W2142384583","https://openalex.org/W2150548722","https://openalex.org/W2160800033"],"related_works":["https://openalex.org/W2133857928","https://openalex.org/W2161773370","https://openalex.org/W2367491988","https://openalex.org/W2356694334","https://openalex.org/W2783469447","https://openalex.org/W2790444905","https://openalex.org/W2146383045","https://openalex.org/W2140390573","https://openalex.org/W2382058016","https://openalex.org/W4232476001"],"abstract_inverted_index":{"Here":[0],"we":[1],"introduce":[2],"a":[3],"new":[4],"cocept":[5],"of":[6,17,59,62,92,109],"decoding,":[7,31],"Minimum":[8],"Transition":[9],"Hybrid":[10,75],"Register":[11,35,76],"Exchnge":[12],"Method":[13,37,78],"(MTHREM)":[14],"for":[15,26],"implementation":[16],"Viterbi":[18],"Decoder.":[19],"There":[20],"are":[21],"two":[22],"well":[23],"known":[24],"methods":[25],"survivor":[27],"path":[28],"storage":[29],"and":[30,34,50,71],"the":[32,89,127,139],"Traceback(TB)":[33],"Exchange":[36,77],"(REM).":[38],"The":[39,57],"REM":[40],"is":[41,74,85,114,133],"logically":[42],"simple,":[43],"but":[44],"it":[45],"will":[46],"consume":[47],"large":[48],"power":[49],"area,":[51],"due":[52],"to":[53,98,137],"huge":[54],"switching":[55,60,83,123],"activity.":[56],"problem":[58],"activity":[61,84,124],"viterbi":[63,110],"decoder":[64],"can":[65],"be":[66],"reduced":[67],"by":[68,87,100,125],"combining":[69],"TB":[70],"REM,":[72],"that":[73],"(HREM).":[79],"Further":[80],"reduction":[81],"in":[82,116],"possible":[86],"avoiding":[88],"unwanted":[90],"transition":[91],"data":[93,128],"bits":[94],"from":[95],"one":[96],"register":[97],"other,":[99],"using":[101,135],"free":[102],"distance":[103],"property":[104],"or":[105],"error":[106],"correcting":[107],"capability":[108],"decoder.":[111],"This":[112],"technique":[113],"used":[115],"proposed":[117],"method.":[118,140],"So,":[119],"MTHREM":[120],"has":[121],"low":[122],"reducing":[126],"transfer":[129],"operations.":[130],"Simulation":[131],"results":[132],"presented":[134],"Modelsim":[136],"prove":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}