{"id":"https://openalex.org/W2041950850","doi":"https://doi.org/10.1145/1735023.1735058","title":"ISPD 2010 high performance clock network synthesis contest","display_name":"ISPD 2010 high performance clock network synthesis contest","publication_year":2010,"publication_date":"2010-03-14","ids":{"openalex":"https://openalex.org/W2041950850","doi":"https://doi.org/10.1145/1735023.1735058","mag":"2041950850"},"language":"en","primary_location":{"id":"doi:10.1145/1735023.1735058","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1735023.1735058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111946180","display_name":"C. N. Sze","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. N. Sze","raw_affiliation_strings":["IBM Research, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"IBM Research, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111946180"],"corresponding_institution_ids":["https://openalex.org/I4210156936"],"apc_list":null,"apc_paid":null,"fwci":9.1015,"has_fulltext":false,"cited_by_count":82,"citation_normalized_percentile":{"value":0.98118391,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"143","last_page":"143"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.796638011932373},{"id":"https://openalex.org/keywords/contest","display_name":"CONTEST","score":0.7734719514846802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6762640476226807},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6717000007629395},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.647507905960083},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5938372611999512},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.450613409280777},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4382723569869995},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2721286118030548},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1185336709022522}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.796638011932373},{"id":"https://openalex.org/C2777582232","wikidata":"https://www.wikidata.org/wiki/Q5013414","display_name":"CONTEST","level":2,"score":0.7734719514846802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6762640476226807},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6717000007629395},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.647507905960083},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5938372611999512},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.450613409280777},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4382723569869995},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2721286118030548},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1185336709022522},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1735023.1735058","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1735023.1735058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2803012234","https://openalex.org/W2617666058","https://openalex.org/W2165139624","https://openalex.org/W2090213929","https://openalex.org/W2199871724","https://openalex.org/W3006003651","https://openalex.org/W2127892766"],"abstract_inverted_index":{"In":[0],"the":[1,3,26,34,38,53,64,128,156,159,192,195],"talk,":[2],"details":[4],"of":[5,41,147,158],"ISPD":[6],"2010":[7],"high":[8],"performance":[9],"clock":[10,20,42,55,71,78,86,180,186],"network":[11,21,73],"synthesis":[12,22,187],"contest":[13,23,129,193],"will":[14,89,124,135,149,198],"be":[15,63,90,125,136,150,199],"introduced.":[16],"Compared":[17],"to":[18,31,62,112,119,138,154],"first":[19],"in":[24,101,127,191],"2009,":[25],"rules":[27],"have":[28,76,177,189],"been":[29],"revised":[30],"better":[32],"reflect":[33],"real":[35,168],"problems":[36,114],"from":[37,167],"industry.":[39],"Instead":[40],"latency":[43],"range":[44],"upon":[45],"two":[46],"simulations":[47],"with":[48],"different":[49],"supply":[50],"voltage":[51],"settings,":[52],"total":[54],"power":[56],"(modeled":[57],"by":[58],"capacitance)":[59],"is":[60],"set":[61,146],"major":[65],"judging":[66],"criteria.":[67],"However,":[68],"a":[69,81,144],"valid":[70,140],"distribution":[72],"solution":[74],"must":[75],"local":[77,85,102,106],"skew":[79,87],"under":[80],"preset":[82],"limit.":[83],"Only":[84],"constraints":[88],"enforced":[91],"because":[92],"(1)":[93],"early":[94],"mode":[95],"timing":[96,107],"violations":[97,108],"are":[98,116,163],"often":[99,109],"limited":[100],"regions,":[103],"and":[104,130,152,171,175,194],"(2)":[105],"directly":[110,165],"lead":[111],"congestion":[113],"which":[115],"very":[117],"hard":[118],"fix.":[120],"Moreover,":[121],"delay":[122],"variation":[123],"formulated":[126],"simplified":[131],"Monte":[132],"Carlo":[133],"simulation":[134],"used":[137,153],"evaluate":[139],"solutions.":[141],"More":[142,182],"importantly,":[143],"new":[145],"benchmarks":[148],"announced":[151,200],"decide":[155],"winner":[157],"contest.":[160],"These":[161],"test-cases":[162],"all":[164],"derived":[166],"industrial":[169],"microprocessor":[170],"high-performance":[172],"ASIC":[173],"designs":[174],"they":[176],"over":[178],"1000":[179],"sinks.":[181],"than":[183],"ten":[184],"academic":[185],"tools":[188],"participated":[190],"final":[196],"results":[197],"during":[201],"this":[202],"talk.":[203]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":5}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}