{"id":"https://openalex.org/W1966333188","doi":"https://doi.org/10.1145/1735023.1735057","title":"Accurate clock mesh sizing via sequential quadraticprogramming","display_name":"Accurate clock mesh sizing via sequential quadraticprogramming","publication_year":2010,"publication_date":"2010-03-14","ids":{"openalex":"https://openalex.org/W1966333188","doi":"https://doi.org/10.1145/1735023.1735057","mag":"1966333188"},"language":"en","primary_location":{"id":"doi:10.1145/1735023.1735057","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1735023.1735057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069395567","display_name":"Venkata Rajesh Mekala","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Venkata Rajesh Mekala","raw_affiliation_strings":["Texas A & M University, College Station, TX, USA","Texas A & M University, College Station, TX, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049048133","display_name":"Yifang Liu","orcid":"https://orcid.org/0000-0003-3800-5512"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yifang Liu","raw_affiliation_strings":["Texas A & M University, College Station, TX, USA","Texas A & M University, College Station, TX, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003123174","display_name":"Xiaoji Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoji Ye","raw_affiliation_strings":["Texas A & M University, College Station, TX, USA","Texas A & M University, College Station, TX, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A & M University, College Station, TX, USA","Texas A & M University, College Station, TX, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100432782","display_name":"Peng Li","orcid":"https://orcid.org/0000-0003-3548-4589"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Texas A & M University, College Station, TX, USA","Texas A & M University, College Station, TX, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Texas A & M University, College Station, TX, USA#TAB#","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5069395567"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":1.4432,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.82473874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"135","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6768218278884888},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.636987566947937},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6340086460113525},{"id":"https://openalex.org/keywords/sequential-quadratic-programming","display_name":"Sequential quadratic programming","score":0.590858519077301},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5383736491203308},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5240761637687683},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5173415541648865},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5011558532714844},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.49196335673332214},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48056772351264954},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4785110056400299},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.46801650524139404},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.44509610533714294},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4118524491786957},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3617784380912781},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2772158980369568},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1803966760635376},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17426079511642456},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16921073198318481},{"id":"https://openalex.org/keywords/quadratic-programming","display_name":"Quadratic programming","score":0.158279687166214},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15451213717460632},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.0690155029296875}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6768218278884888},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.636987566947937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6340086460113525},{"id":"https://openalex.org/C198927703","wikidata":"https://www.wikidata.org/wiki/Q4373881","display_name":"Sequential quadratic programming","level":3,"score":0.590858519077301},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5383736491203308},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5240761637687683},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5173415541648865},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5011558532714844},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.49196335673332214},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48056772351264954},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4785110056400299},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.46801650524139404},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.44509610533714294},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4118524491786957},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3617784380912781},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2772158980369568},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1803966760635376},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17426079511642456},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16921073198318481},{"id":"https://openalex.org/C81845259","wikidata":"https://www.wikidata.org/wiki/Q290117","display_name":"Quadratic programming","level":2,"score":0.158279687166214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15451213717460632},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0690155029296875},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1735023.1735057","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1735023.1735057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international symposium on Physical design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W956313038","https://openalex.org/W1998821128","https://openalex.org/W2005624023","https://openalex.org/W2011778848","https://openalex.org/W2096279303","https://openalex.org/W2105750636","https://openalex.org/W2113775750","https://openalex.org/W2118572798","https://openalex.org/W2121318693","https://openalex.org/W2131302279","https://openalex.org/W2140030028","https://openalex.org/W2149199452","https://openalex.org/W2154545967","https://openalex.org/W2155621287","https://openalex.org/W2166989120","https://openalex.org/W2170428543","https://openalex.org/W2171363113","https://openalex.org/W2787523326","https://openalex.org/W4234534407"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W2803012234","https://openalex.org/W2199871724","https://openalex.org/W2165139624","https://openalex.org/W3006003651"],"abstract_inverted_index":{"Clock":[0,17],"mesh":[1,18,75,83],"is":[2,20,79,94,107],"widely":[3],"used":[4],"in":[5],"microprocessor":[6],"designs":[7],"for":[8],"achieving":[9],"low":[10,140],"clock":[11,42,49,74,89,141],"skew":[12,90],"and":[13,30,119],"high":[14],"variation":[15],"tolerance.":[16],"optimization":[19,44],"a":[21,73,95],"very":[22],"difficult":[23],"problem":[24],"because":[25],"it":[26],"has":[27,116],"highly-connected":[28],"structure":[29],"requires":[31],"accurate":[32],"delay":[33,66],"models":[34],"which":[35,51,78,115],"are":[36,45,52],"computationally":[37],"expensive.":[38],"Existing":[39],"methods":[40],"on":[41,64,124],"network":[43],"either":[46],"restricted":[47],"to":[48,54,81,133],"trees,":[50],"easy":[53],"be":[55],"separated":[56],"into":[57],"smaller":[58],"problems,":[59],"or":[60],"naive":[61],"heuristics":[62],"based":[63],"crude":[65],"models.":[67],"In":[68],"this":[69],"paper,":[70],"we":[71],"propose":[72],"sizing":[76],"algorithm":[77,93,131],"aimed":[80],"minimize":[82],"wire":[84,135],"area":[85,136],"with":[86],"consideration":[87],"of":[88],"constraints.":[91],"This":[92],"systematic":[96],"solution":[97],"search":[98],"through":[99],"rigorous":[100],"Sequential":[101],"Quadratic":[102],"Programming":[103],"(SQP).":[104],"The":[105],"SQP":[106],"guided":[108],"by":[109],"an":[110],"efficient":[111],"adjoint":[112],"sensitivity":[113],"analysis":[114],"near-SPICE-level":[117],"accuracy":[118],"faster-than-SPICE":[120],"speed.":[121],"Experimental":[122],"results":[123],"various":[125],"benchmark":[126],"circuits":[127],"indicate":[128],"that":[129],"our":[130],"leads":[132],"significant":[134],"reduction":[137],"while":[138],"maintaining":[139],"skew.":[142]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}