{"id":"https://openalex.org/W2151761824","doi":"https://doi.org/10.1145/1735023.1735044","title":"An analytical placer for mixed-size 3D placement","display_name":"An analytical placer for mixed-size 3D placement","publication_year":2010,"publication_date":"2010-03-14","ids":{"openalex":"https://openalex.org/W2151761824","doi":"https://doi.org/10.1145/1735023.1735044","mag":"2151761824"},"language":"en","primary_location":{"id":"doi:10.1145/1735023.1735044","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1735023.1735044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international symposium on Physical design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102170602","display_name":"Jason Cong","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023468643","display_name":"Guojie Luo","orcid":"https://orcid.org/0000-0003-4932-3655"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guojie Luo","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102170602"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.8823,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78845296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"66"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7764015197753906},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6798326969146729},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6525298953056335},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5978459119796753},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5023641586303711},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4857242703437805},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.46490657329559326},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.45646536350250244},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4492468237876892},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.4445292055606842},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43949806690216064},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.42452776432037354},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4114357829093933},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41092273592948914},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.32742127776145935},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22658702731132507},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1964418888092041},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.19569191336631775},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1015540063381195},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.08879533410072327}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7764015197753906},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6798326969146729},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6525298953056335},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5978459119796753},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5023641586303711},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4857242703437805},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.46490657329559326},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.45646536350250244},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4492468237876892},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.4445292055606842},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43949806690216064},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.42452776432037354},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4114357829093933},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41092273592948914},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.32742127776145935},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22658702731132507},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1964418888092041},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.19569191336631775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1015540063381195},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.08879533410072327},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1735023.1735044","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1735023.1735044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th international symposium on Physical design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.212.290","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.212.290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ballade.cs.ucla.edu/~cong/papers/p61.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2261448","https://openalex.org/W1525696892","https://openalex.org/W1541633348","https://openalex.org/W1554948125","https://openalex.org/W1996746141","https://openalex.org/W2023264348","https://openalex.org/W2064922498","https://openalex.org/W2078174680","https://openalex.org/W2090317622","https://openalex.org/W2120266641","https://openalex.org/W2122909261","https://openalex.org/W2129664231","https://openalex.org/W2131193257","https://openalex.org/W2152472834","https://openalex.org/W2157558963","https://openalex.org/W2164071460","https://openalex.org/W2170555137","https://openalex.org/W2174122065","https://openalex.org/W4300448178","https://openalex.org/W6666825990","https://openalex.org/W6678500163","https://openalex.org/W6679395945"],"related_works":["https://openalex.org/W2064910292","https://openalex.org/W1969853986","https://openalex.org/W3010631755","https://openalex.org/W2781601456","https://openalex.org/W2783276420","https://openalex.org/W2903073708","https://openalex.org/W2024392966","https://openalex.org/W2167755864","https://openalex.org/W4245549415","https://openalex.org/W3021210272"],"abstract_inverted_index":{"Existing":[0],"3D":[1,32,68,91,126,147,159],"placement":[2,12,33,92,128,149,160],"techniques":[3],"are":[4,72],"mainly":[5],"used":[6,73],"for":[7,45,58,94],"standard-cell":[8],"circuits,":[9],"while":[10],"mixed-size":[11,40,95,120,127,148],"is":[13,36,49,85,104],"needed":[14],"to":[15,51,74,138],"support":[16],"high-level":[17],"functional":[18],"units":[19],"and":[20,55,60,112],"intellectual":[21],"property":[22],"(IP)":[23],"blocks.":[24],"In":[25],"this":[26,84],"paper":[27],"we":[28,82],"present":[29],"an":[30],"analytical":[31,47,77],"method":[34],"that":[35,89,100,123,145],"capable":[37],"of":[38,66,164],"placing":[39],"circuits.":[41,96],"A":[42],"multiple-stepsize":[43,102],"scheme":[44,103],"the":[46,64,76,86,101,118,124,131,146,157],"solver":[48],"proposed":[50],"handle":[52],"standard":[53],"cells":[54],"macros":[56],"differently":[57],"stability":[59],"efficiency.":[61],"To":[62],"relieve":[63],"difficulty":[65],"legalization,":[67],"floorplan-based":[69],"initial":[70],"solutions":[71],"guide":[75],"solver.":[78],"As":[79],"far":[80],"as":[81],"know,":[83],"first":[87],"work":[88],"reports":[90],"results":[93,116,142],"Our":[97],"experiments":[98],"show":[99,122,144],"better":[105],"than":[106,156],"single-stepsize":[107],"schemes":[108],"in":[109],"both":[110],"quality":[111],"runtime.":[113],"The":[114,141],"experimental":[115],"on":[117,135,154],"ICCAD'04":[119],"benchmarks":[121],"4-tier":[125],"can":[129],"reduce":[130],"wirelength":[132,153],"by":[133],"27%":[134],"average":[136,155],"compared":[137],"2D":[139],"placement.":[140],"also":[143],"achieves":[150],"5.3%":[151],"shorter":[152],"pseudo":[158],"with":[161],"similar":[162],"amount":[163],"through-silicon":[165],"vias":[166],"(TS":[167],"vias).":[168]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}