{"id":"https://openalex.org/W2045899788","doi":"https://doi.org/10.1145/1723112.1723191","title":"FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only)","display_name":"FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2045899788","doi":"https://doi.org/10.1145/1723112.1723191","mag":"2045899788"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723191","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113500538","display_name":"Donglai Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Donglai Dai","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113478144","display_name":"Aniruddha S. Vaidya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aniruddha Vaidya","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062183827","display_name":"Roy Saharoy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Roy Saharoy","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053071492","display_name":"Seungjoon Park","orcid":"https://orcid.org/0000-0002-4302-2096"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seungjoon Park","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033370819","display_name":"Dongkook Park","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongkook Park","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087415775","display_name":"Hariharan L. Thantry","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hariharan L. Thantry","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008524503","display_name":"Ralf Plate","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Plate","raw_affiliation_strings":["Intel Corporation, Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064971843","display_name":"Elmar Maas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Elmar Maas","raw_affiliation_strings":["Intel Corporation, Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Braunschweig, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081266273","display_name":"Akhilesh Kumar","orcid":"https://orcid.org/0000-0002-0141-6388"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akhilesh Kumar","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066664814","display_name":"Mani Azimi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mani Azimi","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5113500538"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.0994,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.79785616,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"293","last_page":"293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11737","display_name":"Advanced Materials and Mechanics","score":0.23839999735355377,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11737","display_name":"Advanced Materials and Mechanics","score":0.23839999735355377,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.22439999878406525,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.2152000069618225,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/torus","display_name":"Torus","score":0.7676365971565247},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7624454498291016},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6957558989524841},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6300938725471497},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6248706579208374},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.522724449634552},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.48572856187820435},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4679136872291565},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41912105679512024},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3776973485946655},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3253537118434906},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21007531881332397},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10486099123954773}],"concepts":[{"id":"https://openalex.org/C9767117","wikidata":"https://www.wikidata.org/wiki/Q12510","display_name":"Torus","level":2,"score":0.7676365971565247},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7624454498291016},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6957558989524841},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6300938725471497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6248706579208374},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.522724449634552},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.48572856187820435},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4679136872291565},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41912105679512024},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3776973485946655},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3253537118434906},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21007531881332397},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10486099123954773},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723191","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723191","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2810598808","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699"],"abstract_inverted_index":{"Many-core":[0],"chip":[1,135],"multiprocessors":[2],"can":[3],"be":[4],"expected":[5],"to":[6,8,178],"scale":[7,81],"tens":[9],"of":[10,34,102,121,147,212],"cores":[11],"and":[12,19,36,58,63,69,80,87,114,117,168,180,187,193],"beyond":[13],"in":[14,84,105,222],"the":[15,100,209],"near":[16],"future.":[17],"Existing":[18],"emerging":[20],"workloads":[21],"on":[22,111,215],"general-purpose":[23],"many-core":[24,106],"processors":[25],"typically":[26],"exhibit":[27],"fast-changing,":[28],"unpredictable":[29],"on-chip":[30],"communication":[31],"traffic":[32,176],"full":[33],"burstiness":[35],"jitters":[37],"between":[38],"different":[39,165],"functional":[40],"blocks.":[41],"To":[42,184],"provide":[43],"high":[44],"sustainable":[45],"performance,":[46],"scalable":[47],"interconnects":[48,93],"with":[49],"a":[50,112,118,129,155,174,189,198,216],"rich":[51,190],"feature":[52],"set":[53,120],"including":[54,197],"support":[55],"for":[56,134],"adaptive":[57],"flexible":[59],"communication,":[60],"performance":[61,201],"isolation,":[62],"fault-tolerance":[64],"are":[65,71,76],"needed.":[66],"2D":[67,103,148,218],"mesh":[68],"torus":[70],"attractive":[72],"choices":[73],"because":[74],"they":[75],"physical":[77],"layout":[78],"friendly":[79],"more":[82],"gracefully":[83],"network":[85,219],"latency":[86],"bisection":[88],"bandwidth":[89],"than":[90],"other":[91],"simple":[92],"such":[94],"as":[95],"buses":[96],"or":[97],"rings.":[98],"However,":[99],"adoption":[101],"mesh/torus":[104],"processor":[107],"designs":[108],"is":[109,154],"dependent":[110],"verifiable":[113],"robust":[115],"micro-architecture":[116],"validated":[119],"features.":[122],"FPGA":[123,144],"based":[124,145],"systems":[125],"have":[126],"recently":[127],"become":[128],"cost-effective,":[130],"rapid":[131],"prototyping":[132],"vehicle":[133],"multiprocessor":[136],"architectures.":[137],"In":[138],"this":[139,223],"paper":[140],"we":[141],"present":[142],"an":[143],"prototype":[146,153,172],"on-die":[149],"interconnect":[150],"architecture.":[151],"Our":[152],"highly":[156],"configurable":[157],"full-scale":[158],"design":[159],"that":[160],"supports":[161],"options":[162],"selecting":[163],"many":[164],"micro-architectural":[166],"features":[167],"routing":[169],"algorithms.":[170],"The":[171],"incorporates":[173],"synthetic":[175],"generator":[177],"exercise":[179],"evaluate":[181],"our":[182],"design.":[183],"facilitate":[185],"evaluation":[186],"characterization,":[188],"development":[191],"environment":[192],"novel":[194],"software":[195],"capabilities":[196],"very":[199],"detailed":[200],"visualization":[202],"infrastructure":[203],"has":[204],"been":[205],"developed.":[206],"We":[207],"demonstrate":[208],"experiment":[210],"results":[211],"several":[213],"configurations":[214],"6x6":[217],"emulator":[220],"setup":[221],"paper.":[224]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}