{"id":"https://openalex.org/W1999690811","doi":"https://doi.org/10.1145/1723112.1723188","title":"Design and evaluation of a parameterizable NoC router for FPGAs (abstract only)","display_name":"Design and evaluation of a parameterizable NoC router for FPGAs (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W1999690811","doi":"https://doi.org/10.1145/1723112.1723188","mag":"1999690811"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723188","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012862560","display_name":"Mike Brugge","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Mike Brugge","raw_affiliation_strings":["University of Windsor, Windsor, Canada"],"affiliations":[{"raw_affiliation_string":"University of Windsor, Windsor, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074437075","display_name":"Mohammed Khalid","orcid":"https://orcid.org/0000-0003-3903-8789"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohammed A.S. Khalid","raw_affiliation_strings":["University of Windsor, Windsor, Canada"],"affiliations":[{"raw_affiliation_string":"University of Windsor, Windsor, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012862560"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.11485695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"292","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8000094890594482},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7131706476211548},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6915042400360107},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6909178495407104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5666590929031372},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4962514042854309},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.49282267689704895},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4537397623062134},{"id":"https://openalex.org/keywords/one-armed-router","display_name":"One-armed router","score":0.4471587538719177},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4446820616722107},{"id":"https://openalex.org/keywords/core-router","display_name":"Core router","score":0.4413273334503174},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4370511472225189},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4146340489387512},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07949379086494446}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8000094890594482},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7131706476211548},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6915042400360107},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6909178495407104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5666590929031372},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4962514042854309},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.49282267689704895},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4537397623062134},{"id":"https://openalex.org/C152174988","wikidata":"https://www.wikidata.org/wiki/Q7092301","display_name":"One-armed router","level":3,"score":0.4471587538719177},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4446820616722107},{"id":"https://openalex.org/C86726114","wikidata":"https://www.wikidata.org/wiki/Q5170211","display_name":"Core router","level":3,"score":0.4413273334503174},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4370511472225189},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4146340489387512},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07949379086494446}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723188","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2603824091","https://openalex.org/W2560886726","https://openalex.org/W2013729863","https://openalex.org/W4212914479","https://openalex.org/W3181500061","https://openalex.org/W2138410650","https://openalex.org/W2091258882","https://openalex.org/W2510977931","https://openalex.org/W2991086289","https://openalex.org/W2065970573"],"abstract_inverted_index":{"The":[0,70],"Network-on-Chip":[1],"(NoC)":[2],"approach":[3],"for":[4,15,68,76,133,150,163,175],"designing":[5],"(System-on-Chip)":[6],"SoCs":[7],"is":[8,79,147],"currently":[9],"emerging":[10],"as":[11,28],"an":[12],"advanced":[13],"concept":[14],"overcoming":[16],"the":[17,59,143,173,188,192,218],"scalability":[18,152],"and":[19,31,51,61,87,102,111,117,128,153,209,214,222],"efficiency":[20],"problems":[21],"of":[22,63,72,131,137,182,191,199],"traditional":[23],"on-chip":[24],"interconnection":[25],"schemes,":[26],"such":[27],"shared":[29],"buses":[30],"point-to-point":[32],"links.":[33],"NoC":[34,66,77,174,194,235],"design":[35,55,60,96,189],"draws":[36],"on":[37,236],"concepts":[38],"from":[39,217],"computer":[40],"networks":[41],"to":[42,125,171,186,229,233],"interconnect":[43],"Intellectual":[44],"Property":[45],"(IP)":[46],"cores":[47],"in":[48,81,99],"a":[49,64,92,109,122],"structured":[50],"scalable":[52],"way,":[53],"promoting":[54],"re-use.":[56],"We":[57,90,107,120,158],"present":[58],"evaluation":[62],"parameterizable":[65],"router":[67,95,141,195,201],"FPGAs.":[69,237],"importance":[71],"low":[73,93],"area":[74,94],"overhead":[75],"components":[78],"crucial":[80],"FPGAs,":[82],"which":[83,146],"have":[84],"fixed":[85],"logic":[86],"routing":[88,156],"resources.":[89],"achieve":[91],"through":[97],"optimizations":[98],"switching":[100],"fabric":[101],"dual":[103],"purpose":[104],"buffer/connection":[105],"signals.":[106],"use":[108],"store":[110],"forward":[112],"flow":[113],"control":[114],"with":[115],"input":[116],"output":[118],"buffering.":[119],"propose":[121],"component":[123],"library":[124],"increase":[126],"re-use":[127],"allow":[129],"tailoring":[130],"parameters":[132],"application":[134,176],"specific":[135,177],"NoCs":[136],"various":[138],"sizes.":[139],"Our":[140],"supports":[142],"mesh":[144],"architecture":[145],"well":[148],"known":[149],"its":[151],"simple":[154],"XY":[155],"algorithm.":[157],"introduce":[159],"IP-core-to-router":[160,210],"mapping":[161,211],"strategies":[162],"multi-local":[164],"port":[165],"routers":[166],"that":[167],"provide":[168],"ample":[169],"opportunity":[170],"optimize":[172],"data":[178],"traffic.":[179],"A":[180],"set":[181],"experiments":[183,219],"were":[184],"conducted":[185],"explore":[187],"space":[190],"proposed":[193],"using":[196],"different":[197],"values":[198],"key":[200],"parameters:":[202],"channel":[203],"width":[204],"(flit":[205],"size),":[206],"arbitration":[207],"scheme":[208],"strategy.":[212],"Area":[213],"latency":[215],"results":[216,225],"are":[220],"presented":[221],"analyzed.":[223],"These":[224],"will":[226],"be":[227],"useful":[228],"designers":[230],"who":[231],"want":[232],"implement":[234]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}