{"id":"https://openalex.org/W1999439558","doi":"https://doi.org/10.1145/1723112.1723186","title":"Nano-magnetic non-volatile CMOS circuits for nano-scale FPGAs (abstract only)","display_name":"Nano-magnetic non-volatile CMOS circuits for nano-scale FPGAs (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W1999439558","doi":"https://doi.org/10.1145/1723112.1723186","mag":"1999439558"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723186","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021644987","display_name":"Larkhoon Leem","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Larkhoon Leem","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113622650","display_name":"James Weaver","orcid":"https://orcid.org/0000-0002-2046-1280"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James A. Weaver","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064869477","display_name":"Metha Jeeradit","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Metha Jeeradit","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101893889","display_name":"James S. Harris","orcid":"https://orcid.org/0000-0002-9272-3809"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James S. Harris","raw_affiliation_strings":["Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021644987"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07861146,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"291","last_page":"291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6227900981903076},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.5870983600616455},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5857455134391785},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5845576524734497},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5396760702133179},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.49848079681396484},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49074065685272217},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.46547195315361023},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4469373822212219},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.44618433713912964},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44385984539985657},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.4415897727012634},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.4320386052131653},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.42853254079818726},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3940121829509735},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32296833395957947},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.282388836145401},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2805532217025757},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.18589940667152405},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.163649320602417}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6227900981903076},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.5870983600616455},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5857455134391785},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5845576524734497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5396760702133179},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.49848079681396484},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49074065685272217},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.46547195315361023},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4469373822212219},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.44618433713912964},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44385984539985657},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.4415897727012634},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.4320386052131653},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.42853254079818726},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3940121829509735},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32296833395957947},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.282388836145401},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2805532217025757},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.18589940667152405},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.163649320602417}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723186","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723186","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4252993849","https://openalex.org/W4252985704","https://openalex.org/W3200424893","https://openalex.org/W4246304997","https://openalex.org/W2616524835","https://openalex.org/W2944454566","https://openalex.org/W2765435638","https://openalex.org/W3017501411","https://openalex.org/W3208164369","https://openalex.org/W2086344757"],"abstract_inverted_index":{"Nanotechnology":[0],"promises":[1],"to":[2,83,130,145,240,263,281,315,326],"open":[3],"up":[4,262],"new":[5,13],"ways":[6],"of":[7,20,61,67,157,166,183,205,215,222,255,274,308,319],"scaling":[8],"CMOS":[9,21,260,344],"circuits":[10,46],"by":[11,201,293],"introducing":[12],"materials.":[14],"For":[15],"example,":[16],"a":[17,141,167,246,331],"hybrid":[18,122,323],"circuit":[19,123,283,324],"gates":[22],"and":[23,30,79,109,135,176,198,210,233,236,276,285,300,304],"carbon":[24],"nano-tubes":[25],"(CNT),":[26],"NEMS":[27,72],"relay":[28],"logic":[29,52,114,193,224,243,257],"emerging":[31,68],"memory":[32],"devices":[33,78,98,162,239],"have":[34],"been":[35],"proposed":[36,57],"for":[37,47,231],"future":[38],"nano-scale":[39],"Field":[40],"Programmable":[41],"Gate":[42],"Arrays":[43],"(FPGAs).":[44],"Hybrid":[45],"use":[48],"as":[49,71,173],"FPGA":[50,309],"configurable":[51],"blocks":[53],"(CLBs)":[54],"are":[55,74,80,96,313],"often":[56],"in":[58,86,103,334],"the":[59,87,90,104,132,149,164,178,184,203,206,211,216,252,317,320],"form":[60],"crossbar":[62,142,151],"array":[63,143,152],"architecture.":[64],"However,":[65],"many":[66],"devices,":[69],"such":[70],"relays,":[73],"not":[75],"two":[76,158],"terminal":[77],"thus":[81],"difficult":[82],"be":[84,101,146],"used":[85,102,147],"crossbar.":[88],"On":[89],"other":[91],"hand":[92],"diode-based":[93],"logics":[94],"that":[95,99,171],"two-terminal":[97],"can":[100,189,250],"crossbars,":[105],"lack":[106],"signal":[107,133,136,234],"gain":[108,134,230,290],"inversion":[110],"capability,":[111],"which":[112],"makes":[113],"implementation":[115],"with":[116,342],"them":[117],"difficult.":[118],"We":[119],"present":[120],"nano-magnet/CMOS":[121],"using":[124,294],"Magnetic":[125],"Coupled":[126],"Spin-Torque":[127],"Devices":[128],"(MCSTDs)":[129],"solve":[131],"level":[137],"restoration":[138,235],"problems,":[139],"allowing":[140],"layout":[144],"throughout":[148],"entire":[150,191,253],"architecture":[153],"FPGA.":[154],"MCSTD":[155,248],"consists":[156],"spin":[159],"torque":[160],"input":[161,207,299],"at":[163,336],"perimeter":[165],"larger":[168],"output":[169,301],"device":[170,209,278,296],"serve":[172],"biasing":[174],"dots":[175],"manipulate":[177],"magnetic":[179,212],"reversal":[180],"energy":[181,305,338],"barrier":[182],"center":[185,217],"spintorque":[186],"device.":[187,218],"MCSTDs":[188],"implement":[190],"Boolean":[192,256],"(NAND,":[194,265],"NOR,":[195],"XOR,":[196],"XNOR":[197],"NOT)":[199],"simply":[200],"changing":[202],"location":[204],"spin-torque":[208],"shape":[213],"anisotropy":[214],"The":[219,272,328],"unique":[220],"features":[221],"this":[223],"include:":[225],"1)":[226],"nonvolatility,":[227],"2)":[228],"electronic":[229],"fan-out":[232],"3)":[237],"fewer":[238],"realize":[241,251],"most":[242],"functions":[244],"(i.e.":[245],"single":[247],"gate":[249],"range":[254],"gates,":[258],"while":[259],"takes":[261],"4":[264],"NOR)":[266],"or":[267],"16":[268],"(XOR,":[269],"XNOR)":[270],"transistors).":[271],"combination":[273],"non-volatility":[275],"smaller":[277],"count":[279],"leads":[280],"reduced":[282],"area":[284,335],"lower":[286],"power":[287],"consumption.":[288],"Signal":[289],"is":[291],"achieved":[292],"asymmetric":[295],"dimensions":[297],"between":[298],"devices.":[302],"Area":[303],"consumption":[306],"calculation":[307],"Look-Up":[310],"Table":[311],"(LUT)":[312],"performed":[314],"demonstrate":[316],"merits":[318],"presented":[321],"Nano-magnetic/CMOS":[322],"compared":[325,341],"CMOS.":[327],"results":[329],"show":[330],"94%":[332],"savings":[333],"comparable":[337],"consumptions":[339],"when":[340],"32nm":[343],"technology":[345],"node.":[346]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}