{"id":"https://openalex.org/W2042103381","doi":"https://doi.org/10.1145/1723112.1723183","title":"Fine-grained vs. coarse-grained shift-and-add arithmetic in FPGAs (abstract only)","display_name":"Fine-grained vs. coarse-grained shift-and-add arithmetic in FPGAs (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2042103381","doi":"https://doi.org/10.1145/1723112.1723183","mag":"2042103381"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723183","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074883642","display_name":"Julien Lamoureux","orcid":null},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Julien Lamoureux","raw_affiliation_strings":["University of Victoria, Victoria, BC, Canada","University of Victoria , Victoria , BC, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Victoria, Victoria, BC, Canada","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"University of Victoria , Victoria , BC, Canada#TAB#","institution_ids":["https://openalex.org/I212119943"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024859835","display_name":"Scott W. Miller","orcid":null},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Scott Miller","raw_affiliation_strings":["University of Victoria, Victoria, BC, Canada","University of Victoria , Victoria , BC, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Victoria, Victoria, BC, Canada","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"University of Victoria , Victoria , BC, Canada#TAB#","institution_ids":["https://openalex.org/I212119943"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057365306","display_name":"Mihai Sima","orcid":"https://orcid.org/0000-0002-1945-5190"},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mihai Sima","raw_affiliation_strings":["University of Victoria, Victoria, BC, Canada","University of Victoria , Victoria , BC, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Victoria, Victoria, BC, Canada","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"University of Victoria , Victoria , BC, Canada#TAB#","institution_ids":["https://openalex.org/I212119943"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074883642"],"corresponding_institution_ids":["https://openalex.org/I212119943"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1195324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"290","last_page":"290"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7922049760818481},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.791141152381897},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7708010673522949},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7165700793266296},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6557866930961609},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.5631163716316223},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5361573100090027},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34094470739364624},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3385365605354309},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21643593907356262},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11668127775192261},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0744020938873291},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.06912657618522644},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.05583310127258301},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05223190784454346}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7922049760818481},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.791141152381897},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7708010673522949},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7165700793266296},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6557866930961609},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.5631163716316223},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5361573100090027},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34094470739364624},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3385365605354309},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21643593907356262},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11668127775192261},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0744020938873291},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.06912657618522644},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.05583310127258301},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05223190784454346},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723183","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1541040629","https://openalex.org/W1587217691","https://openalex.org/W1887556625","https://openalex.org/W1979797290","https://openalex.org/W1986396242","https://openalex.org/W2044829853","https://openalex.org/W2105283758","https://openalex.org/W2135852662","https://openalex.org/W2137570657","https://openalex.org/W2143920670","https://openalex.org/W2152776196","https://openalex.org/W2163636454"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2961779879","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"This":[0],"study":[1],"compares":[2,73],"the":[3,29,36,47,77,85,103],"speed,":[4],"area,":[5,49],"and":[6,16,51,67,71,91,95],"latency":[7,52],"of":[8,31,39],"shift-and-add":[9,33,69],"arithmetic":[10,70],"implemented":[11],"within":[12,17,35],"fine-grained":[13,37,79],"FPGA":[14,42],"resources":[15,38],"a":[18,40,59],"proposed":[19],"coarse-grained":[20,61,74],"embedded":[21],"block":[22,62],"for":[23,53],"FPGAs.":[24],"It":[25,56],"begins":[26],"by":[27],"optimizing":[28],"mapping":[30],"various":[32,54],"architectures":[34],"commercial":[41],"to":[43,76,97],"determine":[44],"which":[45],"provides":[46],"best":[48,78],"delay,":[50],"word-lengths.":[55],"then":[57],"proposes":[58],"new":[60],"that":[63,84],"supports":[64],"16,":[65],"32,":[66],"64-bit":[68],"finally":[72],"implementations":[75,87],"implementations.":[80],"Our":[81],"results":[82],"show":[83],"coarse-grain":[86],"are":[88],"between":[89],"15":[90],"47":[92],"times":[93,99],"smaller":[94],"5":[96],"18":[98],"faster,":[100],"depending":[101],"on":[102],"implementation.":[104]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}