{"id":"https://openalex.org/W1997635431","doi":"https://doi.org/10.1145/1723112.1723177","title":"LUT-based FPGA technology mapping for reliability (abstract only)","display_name":"LUT-based FPGA technology mapping for reliability (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W1997635431","doi":"https://doi.org/10.1145/1723112.1723177","mag":"1997635431"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723177","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I2799798094","display_name":"UCLA Health","ror":"https://ror.org/01d88se56","country_code":"US","type":"funder","lineage":["https://openalex.org/I2799798094"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jason Cong","raw_affiliation_strings":["UCLA, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"UCLA, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I2799798094"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035560173","display_name":"Kirill Minkovich","orcid":null},"institutions":[{"id":"https://openalex.org/I2799798094","display_name":"UCLA Health","ror":"https://ror.org/01d88se56","country_code":"US","type":"funder","lineage":["https://openalex.org/I2799798094"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kirill Minkovich","raw_affiliation_strings":["UCLA, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"UCLA, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I2799798094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016776689"],"corresponding_institution_ids":["https://openalex.org/I2799798094"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07931001,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"288","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.9386084675788879},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8463507890701294},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7984384298324585},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.631992757320404},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.607207179069519},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5275886654853821},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.44555240869522095},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4275818169116974},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3735349774360657},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3727790117263794},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3204852044582367},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09079089760780334}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.9386084675788879},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8463507890701294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7984384298324585},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.631992757320404},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.607207179069519},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5275886654853821},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.44555240869522095},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4275818169116974},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3735349774360657},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3727790117263794},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3204852044582367},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09079089760780334},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723177","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2111241003","https://openalex.org/W2084169748","https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":{"As":[0],"device":[1],"size":[2],"shrinks":[3],"to":[4,12,20,38,50,69,78,128,160,172,194,215],"the":[5,18,41,51,72,106,129,134,147,162,170,196,218,224],"nanometer":[6],"range,":[7],"FPGAs":[8],"are":[9,48,192],"increasingly":[10],"prone":[11],"manufacturing":[13],"defects.":[14],"We":[15,82,149],"anticipate":[16],"that":[17,66,211],"ability":[19],"tolerate":[21],"multiple":[22],"defects":[23],"will":[24,60,83,168],"be":[25],"very":[26],"important":[27],"at":[28],"32nm":[29],"and":[30,96,123],"beyond.":[31],"It":[32],"is":[33,67,114,141,213],"common":[34],"for":[35,94,145],"defect":[36],"points":[37],"occur":[39],"in":[40,133,155,223,229],"lookup":[42],"table":[43],"(LUT)":[44],"configuration":[45],"bits,":[46],"which":[47,92],"crucial":[49],"correct":[52],"operation":[53],"of":[54,74,164,178,198,220,226],"FPGAs.":[55,230],"In":[56],"this":[57,85],"work":[58,209],"we":[59,191],"present":[61],"an":[62,88,156],"error":[63,98],"analysis":[64,86],"technique":[65,103],"able":[68,193],"efficiently":[70],"calculate":[71],"number":[73,163,197],"critical":[75],"bits":[76],"needed":[77],"implement":[79],"each":[80],"LUT.":[81],"perform":[84],"using":[87,188],"overlapping":[89],"window-based":[90],"method":[91,131,140],"allows":[93],"accurate":[95,144],"efficient":[97],"calculations.":[99],"This":[100,113,167],"new":[101,139,153],"windowing":[102,130,154],"can":[104],"approximate":[105],"complete":[107],"don't":[108],"cares":[109],"(CDC)":[110],"within":[111],"2.5%.":[112],"5X":[115],"faster":[116],"than":[117],"a":[118,174,184,221],"100k":[119],"Monte":[120],"Carlo":[121],"simulation":[122],"26%":[124],"more":[125,143],"accurate.":[126],"Compared":[127],"used":[132],"ABC":[135],"synthesis":[136],"system,":[137],"our":[138,152,189],"2.77X":[142],"computing":[146],"CDC.":[148],"then":[150],"use":[151],"FPGA":[157],"mapping":[158],"algorithm":[159],"reduce":[161,195],"possible":[165,199,214],"faults.":[166],"allow":[169],"design":[171,222],"have":[173],"much":[175],"higher":[176],"success":[177],"functioning":[179],"correctly":[180],"when":[181],"implemented":[182],"on":[183],"faulty":[185],"FPGA.":[186],"By":[187],"algorithm,":[190],"faults":[200,228],"by":[201],"over":[202],"12%":[203],"with":[204],"no":[205],"area":[206],"increase.":[207],"Our":[208],"shows":[210],"it":[212],"effectively":[216],"increase":[217],"reliability":[219],"presence":[225],"LUT":[227]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}