{"id":"https://openalex.org/W2119696072","doi":"https://doi.org/10.1145/1723112.1723176","title":"Odin II","display_name":"Odin II","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2119696072","doi":"https://doi.org/10.1145/1723112.1723176","mag":"2119696072"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723176","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002356859","display_name":"Peter Jamieson","orcid":"https://orcid.org/0000-0002-3741-0201"},"institutions":[{"id":"https://openalex.org/I83328450","display_name":"Miami University","ror":"https://ror.org/05nbqxr67","country_code":"US","type":"education","lineage":["https://openalex.org/I83328450"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Peter A. Jamieson","raw_affiliation_strings":["Miami University, Oxford, OH, USA","Miami University, Oxford, OH USA"],"affiliations":[{"raw_affiliation_string":"Miami University, Oxford, OH, USA","institution_ids":["https://openalex.org/I83328450"]},{"raw_affiliation_string":"Miami University, Oxford, OH USA","institution_ids":["https://openalex.org/I83328450"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015451096","display_name":"Keneth B. Kent","orcid":null},"institutions":[{"id":"https://openalex.org/I106938459","display_name":"University of New Brunswick","ror":"https://ror.org/05nkf0n29","country_code":"CA","type":"education","lineage":["https://openalex.org/I106938459"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Keneth B. Kent","raw_affiliation_strings":["University of New Brunswick, Fredericton, NB, Canada","University of New Brunswick, Fredericton, NB, CANADA"],"affiliations":[{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, Canada","institution_ids":["https://openalex.org/I106938459"]},{"raw_affiliation_string":"University of New Brunswick, Fredericton, NB, CANADA","institution_ids":["https://openalex.org/I106938459"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5002356859"],"corresponding_institution_ids":["https://openalex.org/I83328450"],"apc_list":null,"apc_paid":null,"fwci":0.4994,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68006167,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"288","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.94288569688797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7352842688560486},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.47407618165016174},{"id":"https://openalex.org/keywords/documentation","display_name":"Documentation","score":0.4664176404476166},{"id":"https://openalex.org/keywords/parsing","display_name":"Parsing","score":0.4368841052055359},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42817363142967224},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.40775710344314575},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32012641429901123},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2616095542907715}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.94288569688797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7352842688560486},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.47407618165016174},{"id":"https://openalex.org/C56666940","wikidata":"https://www.wikidata.org/wiki/Q788790","display_name":"Documentation","level":2,"score":0.4664176404476166},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.4368841052055359},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42817363142967224},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.40775710344314575},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32012641429901123},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2616095542907715}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723176","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2145339442","https://openalex.org/W4243305727","https://openalex.org/W3217774925","https://openalex.org/W2004826944","https://openalex.org/W2387264083","https://openalex.org/W2544421437","https://openalex.org/W1935030095","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2362523726"],"abstract_inverted_index":{"Odin":[0,20,27,36,55,74,86],"II":[1,28,37,56,75,87],"is":[2,13,76,80],"a":[3,14,22],"high-level":[4],"Verilog":[5],"Hardware":[6],"Description":[7],"Language":[8],"synthesis":[9],"tool.":[10],"This":[11],"tool":[12],"significant":[15],"improvement":[16],"on":[17],"the":[18,65,83],"original":[19],"for":[21],"number":[23],"of":[24,43],"reasons":[25],"including":[26],"does":[29],"both":[30],"front-end":[31],"parsing":[32],"and":[33,49,54,79,92],"netlist":[34,72],"flattening,":[35],"interfaces":[38],"with":[39],"VPR":[40,66],"architecture":[41],"description":[42],"an":[44],"FPGA":[45],"to":[46],"help":[47],"identify":[48],"use":[50],"available":[51],"hard":[52],"circuits,":[53],"can":[57,95],"read":[58],"in":[59,64],"netlists":[60],"from":[61],"downstream":[62],"stages":[63],"5.0":[67],"CAD":[68],"flow":[69],"into":[70],"its":[71],"data-structure.":[73],"open":[77],"source":[78,88],"released":[81],"under":[82],"MIT":[84],"License.":[85],"code,":[89],"regression":[90],"benchmarks,":[91],"more":[93],"documentation":[94],"be":[96],"found":[97],"at":[98],"http://www.users.muohio.edu/jamiespa/ODIN":[99],"II/.":[100]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}