{"id":"https://openalex.org/W1995234097","doi":"https://doi.org/10.1145/1723112.1723171","title":"A dependency graph based methodology for parallelizing HLL applications on FPGA (abstract only)","display_name":"A dependency graph based methodology for parallelizing HLL applications on FPGA (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W1995234097","doi":"https://doi.org/10.1145/1723112.1723171","mag":"1995234097"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723171","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009614578","display_name":"Sunita Chandrasekaran","orcid":"https://orcid.org/0000-0002-3560-9428"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Sunita Chandrasekaran","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore","Nanyang Technological University, Singapore, SINGAPORE#TAB#"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University, Singapore, SINGAPORE#TAB#","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039938078","display_name":"Shilpa Shanbagh","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Shilpa Shanbagh","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore","Nanyang Technological University, Singapore, SINGAPORE#TAB#"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University, Singapore, SINGAPORE#TAB#","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059218594","display_name":"Douglas L. Maskell","orcid":"https://orcid.org/0000-0002-6588-4762"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Douglas L. Maskell","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore","Nanyang Technological University, Singapore, SINGAPORE#TAB#"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University, Singapore, SINGAPORE#TAB#","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009614578"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07776814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"286","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9408000111579895,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.875846266746521},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8076543807983398},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.69774329662323},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5872738361358643},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5804396271705627},{"id":"https://openalex.org/keywords/dependency-graph","display_name":"Dependency graph","score":0.5615806579589844},{"id":"https://openalex.org/keywords/dependency","display_name":"Dependency (UML)","score":0.5114220976829529},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5051918625831604},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.5015099048614502},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.44187644124031067},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.42602330446243286},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.41855230927467346},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.3970670700073242},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3910275399684906},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3676912486553192},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.1931057870388031},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.10625067353248596},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.09198680520057678}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.875846266746521},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8076543807983398},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.69774329662323},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5872738361358643},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5804396271705627},{"id":"https://openalex.org/C16311509","wikidata":"https://www.wikidata.org/wiki/Q4148050","display_name":"Dependency graph","level":3,"score":0.5615806579589844},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.5114220976829529},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5051918625831604},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.5015099048614502},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.44187644124031067},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.42602330446243286},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.41855230927467346},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.3970670700073242},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3910275399684906},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3676912486553192},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.1931057870388031},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.10625067353248596},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.09198680520057678},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723171","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2058520863","https://openalex.org/W59945861","https://openalex.org/W1519183141","https://openalex.org/W3151101169","https://openalex.org/W2614382400","https://openalex.org/W1659609664","https://openalex.org/W2318011356","https://openalex.org/W1551967076","https://openalex.org/W2151163382","https://openalex.org/W2002831256"],"abstract_inverted_index":{"Reconfigurable":[0,48],"computing":[1,16,26,49,59,87,153],"is":[2,35,205],"an":[3,107],"exciting":[4],"new":[5,15,32],"area":[6],"of":[7,14,127,143,159,186,196],"research.":[8],"It":[9],"opens":[10],"up":[11],"a":[12,100,121,133,166,173,193,208,219],"number":[13],"paradigms":[17],"with":[18,30],"the":[19,24,46,57,63,78,128,137,141,144,157,187,197],"potential":[20],"to":[21,37,51,72,75,102,106,206,211],"significantly":[22],"change":[23],"embedded":[25],"landscape.":[27],"Unfortunately,":[28],"as":[29,90],"any":[31],"concept,":[33],"there":[34],"much":[36],"be":[38,43,52,73],"done":[39],"before":[40],"it":[41],"can":[42],"brought":[44],"into":[45],"mainstream.":[47],"needs":[50],"made":[53],"more":[54,67],"usable":[55],"by":[56,61,92,164,191],"general":[58],"community":[60],"making":[62],"application":[64],"mapping":[65],"process":[66],"user":[68],"transparent.":[69],"We":[70,155],"need":[71],"able":[74],"efficiently":[76],"exploit":[77],"parallelism":[79,142],"and":[80,140,181],"high":[81,122,151,220],"communications":[82],"bandwidth":[83],"available":[84],"in":[85,162,202],"reconfigurable":[86],"systems,":[88],"such":[89],"provided":[91],"FPGA":[93,108,149,215],"devices.":[94],"In":[95],"this":[96,203],"paper":[97,204],"we":[98],"propose":[99],"framework":[101,112],"map":[103],"C-based":[104],"applications":[105],"based":[109,116,150,216],"system.":[110],"The":[111,130,200],"relies":[113],"on":[114,136,148,172],"dependency":[115,223],"analysis":[117],"information":[118],"obtained":[119],"from":[120],"level":[123,221],"Intermediate":[124],"Representation":[125],"(IR)":[126],"C-Application.":[129],"dependencies":[131,161],"have":[132],"major":[134],"impact":[135],"instruction":[138],"flow":[139],"algorithms":[145,163],"when":[146],"implemented":[147],"performance":[152],"platforms.":[154],"demonstrate":[156],"importance":[158],"these":[160],"examining":[165],"compute":[167],"intensive":[168],"bio-informatics":[169],"application.":[170,199],"Targeting":[171],"Xilinx":[174],"Virtex":[175],"5":[176],"XC5VFX70T":[177],"FPGA,":[178],"our":[179],"place":[180],"route":[182],"results":[183],"achieved":[184,190],"92%":[185],"clock":[188],"frequency":[189],"using":[192],"manual":[194],"design":[195],"same":[198],"contribution":[201],"provide":[207],"semi-automated":[209],"approach":[210],"generate":[212],"hardware":[213],"for":[214],"systems":[217],"through":[218],"data":[222],"graphical":[224],"IR.":[225]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}