{"id":"https://openalex.org/W2037654953","doi":"https://doi.org/10.1145/1723112.1723168","title":"Implementing dynamic information flow tracking on microprocessors with integrated FPGA fabric (abstract only)","display_name":"Implementing dynamic information flow tracking on microprocessors with integrated FPGA fabric (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2037654953","doi":"https://doi.org/10.1145/1723112.1723168","mag":"2037654953"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723168","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046064253","display_name":"S. Schneider","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Skyler Schneider","raw_affiliation_strings":["Cornell University, Ithaca, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110271663","display_name":"Daniel Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Y. Deng","raw_affiliation_strings":["Cornell University, ITHACA, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, ITHACA, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015460017","display_name":"Daniel Lo","orcid":"https://orcid.org/0009-0002-6504-9078"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Lo","raw_affiliation_strings":["Cornell University, ITHACA, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, ITHACA, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053734030","display_name":"Greg Malysa","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Malysa","raw_affiliation_strings":["Cornell University, ITHACA, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, ITHACA, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024329178","display_name":"G. Edward Suh","orcid":"https://orcid.org/0000-0001-6409-9888"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Edward Suh","raw_affiliation_strings":["Cornell University, ITHACA, NY, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, ITHACA, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046064253"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1027392,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"285","last_page":"285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11241","display_name":"Advanced Malware Detection Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8324542045593262},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7578123807907104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7225425243377686},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7175837159156799},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6263730525970459},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.511001467704773},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4547003507614136},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.4454944431781769},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4335654675960541},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4139326214790344},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4076336622238159},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38319581747055054},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13639476895332336}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8324542045593262},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7578123807907104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7225425243377686},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7175837159156799},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6263730525970459},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.511001467704773},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4547003507614136},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.4454944431781769},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4335654675960541},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4139326214790344},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4076336622238159},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38319581747055054},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13639476895332336},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723168","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7099999785423279,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2888526229","https://openalex.org/W119599369","https://openalex.org/W3139751470","https://openalex.org/W2126014748","https://openalex.org/W2535403365","https://openalex.org/W1486911645","https://openalex.org/W2113648965","https://openalex.org/W2091330445","https://openalex.org/W4393106778","https://openalex.org/W2476941693"],"abstract_inverted_index":{"Today,":[0],"incorporating":[1],"a":[2,7,11,37,51,71,74,77,130,144],"new":[3,55],"hardware":[4,56,146],"feature":[5,57],"into":[6],"modern":[8,131],"microprocessor":[9,132],"is":[10,47,93,138],"highly":[12],"time":[13],"consuming":[14],"and":[15,23,28,111,126],"expensive":[16],"process":[17],"due":[18],"to":[19,129,140],"long":[20],"design":[21,27],"cycles":[22],"high":[24],"costs":[25],"of":[26,76,96,143],"verification.":[29],"To":[30,79],"address":[31],"this":[32,34,81],"challenge,":[33],"paper":[35],"proposes":[36],"hybrid":[38],"processor":[39],"architecture":[40],"where":[41],"an":[42],"on-chip":[43],"reconfigurable":[44],"fabric":[45,68,121],"(FPGA)":[46],"tightly":[48],"coupled":[49],"with":[50],"processing":[52],"core.":[53],"A":[54],"for":[58],"fine-grained":[59],"run-time":[60],"monitoring":[61],"can":[62],"be":[63],"implemented":[64,86],"on":[65,105,118],"the":[66,97,106,119,135,141],"FPGA":[67,82,107,120],"without":[69],"requiring":[70],"re-design":[72],"or":[73],"fabrication":[75],"chip.":[78],"evaluate":[80],"co-processing":[83],"approach,":[84],"we":[85],"Dynamic":[87],"Information":[88],"Flow":[89],"Tracking":[90],"(DIFT),":[91],"which":[92],"arguably":[94],"one":[95],"most":[98],"powerful":[99],"security":[100],"features":[101],"against":[102],"software":[103],"attacks,":[104],"fabric.":[108],"The":[109],"synthesis":[110],"performance":[112,136,142],"emulation":[113],"results":[114],"demonstrate":[115],"that":[116,137],"DIFT":[117,147],"adds":[122],"relatively":[123],"small":[124],"area":[125],"power":[127],"consumption":[128],"while":[133],"providing":[134],"close":[139],"custom":[145],"implementation.":[148]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}