{"id":"https://openalex.org/W2072032379","doi":"https://doi.org/10.1145/1723112.1723165","title":"FPGA based chip emulation system for test development and verification of analog and mixed signal circuits (abstract only)","display_name":"FPGA based chip emulation system for test development and verification of analog and mixed signal circuits (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2072032379","doi":"https://doi.org/10.1145/1723112.1723165","mag":"2072032379"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074748608","display_name":"Rahul Bhattachrya","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rahul Bhattachrya","raw_affiliation_strings":["IIT Kharagpur, Kharagpur, India","IIT Kharagpur, Kharagpur, India#TAB#"],"affiliations":[{"raw_affiliation_string":"IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"IIT Kharagpur, Kharagpur, India#TAB#","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052215348","display_name":"Santosh Biswas","orcid":"https://orcid.org/0000-0003-3020-4154"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santosh Biswas","raw_affiliation_strings":["IIT Guwahati, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"IIT Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071719457","display_name":"Siddhartha Mukhopadhyay","orcid":"https://orcid.org/0000-0002-6415-8793"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Siddhartha Mukhopadhyay","raw_affiliation_strings":["IIT Kharagpur, Kharagpur, India","IIT Kharagpur, Kharagpur, India#TAB#"],"affiliations":[{"raw_affiliation_string":"IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"IIT Kharagpur, Kharagpur, India#TAB#","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074748608"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11779815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"284"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7676844596862793},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7582100629806519},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6309609413146973},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5957463383674622},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5814948081970215},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5614879131317139},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4873276650905609},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4693238437175751},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.45596736669540405},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4253215193748474},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.41439610719680786},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.342265784740448},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25652849674224854}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7676844596862793},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7582100629806519},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6309609413146973},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5957463383674622},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5814948081970215},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5614879131317139},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4873276650905609},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4693238437175751},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.45596736669540405},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4253215193748474},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.41439610719680786},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.342265784740448},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25652849674224854},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723165","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W192757576","https://openalex.org/W1521892965","https://openalex.org/W2130193491","https://openalex.org/W2535403365","https://openalex.org/W2227166741","https://openalex.org/W2489638043","https://openalex.org/W4230469361","https://openalex.org/W1486911645","https://openalex.org/W2124826473","https://openalex.org/W2002228152"],"abstract_inverted_index":{"Prototyping":[0],"on":[1,134,204],"FPGA":[2,30,80,209],"has":[3],"become":[4],"a":[5,33,121],"main":[6],"stream":[7],"verification":[8,89],"methodology":[9,138],"for":[10,57,86,98,160],"hardware":[11],"design,":[12],"test":[13,28,40,46,58,62,68,87,122,128,158,166,171],"development,":[14,29],"software":[15],"co-design":[16],"etc.":[17,78],"in":[18,107,111],"the":[19,25,53,66,105,118,152,165,175,184,190,194,216],"area":[20],"of":[21,27,90,104,120,130,197,215,229],"digital":[22,91],"VLSI.":[23],"In":[24],"case":[26,195],"serves":[31],"as":[32,126],"virtual":[34,71],"DUT":[35],"(Design":[36],"under":[37],"Test)":[38],"and":[39,61,142,178],"patters":[41],"are":[42],"applied":[43],"from":[44],"automatic":[45],"equipment":[47],"(ATE).":[48],"This":[49,113],"verifies":[50],"not":[51,96],"only":[52],"chip":[54],"with":[55,76,117,174,227],"design":[56,176],"(DFT)":[59],"circuitry":[60],"program":[63,88],"but":[64],"also":[65],"entire":[67],"setup":[69],"involving":[70],"DUT,":[72],"load":[73],"board,":[74],"interconnections":[75],"ATE":[77],"Although,":[79],"based":[81,133],"platform":[82],"is":[83,95,115],"used":[84,97],"widely":[85],"ICs,":[92],"this":[93],"technique":[94,145],"analog/mixed":[99],"signal":[100],"(AMS)":[101],"circuits":[102,110,132,162],"because":[103],"difficulty":[106],"implementing":[108],"AMS":[109,131,153,161],"FPFAs.":[112],"work":[114],"concerned":[116],"development":[119],"emulation":[123,210],"platform,":[124],"termed":[125],"hand-in-hand":[127,157],"flow,":[129],"FPGA.":[135,207],"The":[136,155,208],"proposed":[137,156,191],"exploits":[139],"fixed-point":[140],"modeling":[141],"DSP":[143],"implementation":[144],"facilitated":[146],"by":[147],"latest":[148],"FPGAs":[149],"to":[150,168,183],"model":[151],"circuits.":[154],"flow":[159],"will":[163],"help":[164],"engineers":[167,177],"start":[169],"their":[170],"plan":[172],"concurrently":[173],"validate":[179],"them":[180],"much":[181],"prior":[182],"first":[185],"silicon.":[186],"We":[187],"have":[188],"illustrated":[189],"scheme":[192],"using":[193],"study":[196],"an":[198],"analog":[199,218],"phase":[200],"locked":[201],"loop":[202],"(PLL)":[203],"Xilinx\u00ae":[205],"Virtex\"-4":[206],"results":[211],"show":[212],"that":[213,228],"performance":[214],"emulated":[217],"PLL":[219],"(e.g.,":[220],"acquisition":[221],"characteristics,":[222],"step":[223],"response)":[224],"matches":[225],"well":[226],"behavioral":[230],"simulation.":[231]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}