{"id":"https://openalex.org/W2051642924","doi":"https://doi.org/10.1145/1723112.1723163","title":"FPGA implementation of highly parallelized decoder logic for network coding (abstract only)","display_name":"FPGA implementation of highly parallelized decoder logic for network coding (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2051642924","doi":"https://doi.org/10.1145/1723112.1723163","mag":"2051642924"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723163","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100733419","display_name":"Sunwoo Kim","orcid":"https://orcid.org/0000-0003-2622-4136"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sunwoo Kim","raw_affiliation_strings":["Yonsei University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017913155","display_name":"Won Woo Ro","orcid":"https://orcid.org/0000-0001-5390-6445"},"institutions":[{"id":"https://openalex.org/I193775966","display_name":"Yonsei University","ror":"https://ror.org/01wjejq96","country_code":"KR","type":"education","lineage":["https://openalex.org/I193775966"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Won W. Ro","raw_affiliation_strings":["Yonsei University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Yonsei University, Seoul, South Korea","institution_ids":["https://openalex.org/I193775966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100733419"],"corresponding_institution_ids":["https://openalex.org/I193775966"],"apc_list":null,"apc_paid":null,"fwci":0.37092356,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6285975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"284","last_page":"284"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7903103828430176},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.728865921497345},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7274637222290039},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7092852592468262},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5197855830192566},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4540986120700836},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.45075082778930664},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4452124536037445},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35293540358543396},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.34597140550613403},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28452008962631226},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14555543661117554}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7903103828430176},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.728865921497345},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7274637222290039},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7092852592468262},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5197855830192566},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4540986120700836},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.45075082778930664},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4452124536037445},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35293540358543396},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.34597140550613403},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28452008962631226},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14555543661117554},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723163","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1510480708","https://openalex.org/W1534925464","https://openalex.org/W1997740547","https://openalex.org/W2003351090","https://openalex.org/W2007751412","https://openalex.org/W2016312880","https://openalex.org/W2018209517","https://openalex.org/W2046870825","https://openalex.org/W2048235391","https://openalex.org/W2099597159","https://openalex.org/W2105831729","https://openalex.org/W2112876834","https://openalex.org/W2122912623","https://openalex.org/W2127350146","https://openalex.org/W2129807739","https://openalex.org/W2143185888","https://openalex.org/W2149568614","https://openalex.org/W2153820620","https://openalex.org/W2170184107"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2271847574","https://openalex.org/W2746234147","https://openalex.org/W2017144313"],"abstract_inverted_index":{"Decoding":[0],"operation":[1,68,122],"is":[2,40,53,69,105,112,169],"one":[3],"of":[4,51,57,80,93,103,119,143,166,177],"the":[5,15,28,49,58,65,72,94,101,117,120,125,140,147,163],"major":[6],"performance":[7,111,118],"bottlenecks":[8],"in":[9,175],"network":[10],"coding":[11],"applications.":[12],"To":[13],"address":[14],"problem":[16],"caused":[17],"by":[18,55,71,114],"decoding":[19,25,121,141],"delay,":[20],"this":[21],"paper":[22],"proposes":[23],"high-performance":[24],"logic":[26,36],"on":[27,124],"field-programmable":[29],"gate-array":[30],"(FPGA).":[31],"A":[32],"Galois":[33],"Field":[34],"arithmetic":[35,67],"unit":[37],"(GF":[38],"ALU)":[39],"implemented":[41,99],"with":[42,116],"a":[43,81,130,135],"full":[44],"parallelization.":[45],"We":[46],"claim":[47],"that":[48],"complexity":[50],"hardware":[52],"reduced":[54],"use":[56],"log":[59],"and":[60,129,152,173],"anti-log":[61],"tables.":[62],"In":[63],"addition,":[64],"fast":[66],"achieved":[70,161],"parallelized":[73],"GF":[74],"ALU":[75],"architecture,":[76],"which":[77,168],"allows":[78],"one-row-calculations":[79],"matrix":[82,96],"to":[83,171],"be":[84],"performed":[85],"concurrently.":[86],"The":[87,110],"decoders":[88],"for":[89,107,146,155],"four":[90],"different":[91],"sizes":[92],"coefficient":[95],"have":[97],"been":[98,160],"while":[100],"degree":[102],"parallelism":[104],"preserved":[106],"each":[108],"size.":[109],"evaluated":[113],"comparing":[115],"both":[123],"ARM":[126,132],"processor":[127],"emulator":[128],"real":[131],"processor.":[133],"Using":[134],"modern":[136],"Xilinx":[137],"Virtex-5":[138],"device,":[139],"time":[142],"3.5":[144],"ms":[145,154],"size":[148],"16":[149,151],"x":[150,157],"190.5":[153],"128":[156,158],"has":[159],"at":[162],"operating":[164],"frequency":[165],"50MHz,":[167],"equal":[170],"12.7":[172],"21.7":[174],"terms":[176],"speedup.":[178]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}