{"id":"https://openalex.org/W2058314308","doi":"https://doi.org/10.1145/1723112.1723162","title":"An architecture for graphics processing in an FPGA (abstract only)","display_name":"An architecture for graphics processing in an FPGA (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2058314308","doi":"https://doi.org/10.1145/1723112.1723162","mag":"2058314308"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723162","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090902022","display_name":"Marcus Dutton","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Marcus Dutton","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019160373","display_name":"D.C. Keezer","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Keezer","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090902022"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15815236,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8323463201522827},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.6699097156524658},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6379106044769287},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.6286360621452332},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5854969620704651},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5063353776931763},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.476937472820282},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47489872574806213},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4552918076515198},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4279744625091553},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3740854859352112},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.20213249325752258},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13696488738059998}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8323463201522827},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.6699097156524658},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6379106044769287},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.6286360621452332},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5854969620704651},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5063353776931763},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.476937472820282},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47489872574806213},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4552918076515198},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4279744625091553},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3740854859352112},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.20213249325752258},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13696488738059998},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723162","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2340647897","https://openalex.org/W3046541857"],"abstract_inverted_index":{"Graphics":[0],"processing":[1,52,84,95,141,153],"is":[2,57,101],"most":[3],"often":[4],"accomplished":[5],"in":[6,53],"standalone":[7],"ASICs":[8],"that":[9,56,62,128],"were":[10],"originally":[11],"designed":[12],"for":[13,50,99,117,134,165,185],"gaming":[14],"applications.":[15],"The":[16,103,137,158],"graphics":[17,51,83,94,217],"processors":[18],"produce":[19],"visually":[20],"appealing":[21],"functionality":[22],"based":[23],"upon":[24],"3D":[25],"rendering":[26],"algorithms,":[27],"but":[28],"they":[29],"can":[30,162],"also":[31,122],"require":[32,63],"large":[33],"amounts":[34],"of":[35,110,126,151,173,201],"power":[36],"and":[37,70,78,112,120,156,199],"typically":[38],"have":[39],"only":[40,133],"short-term":[41],"device":[42,72],"availability.":[43,73],"This":[44],"paper":[45],"proposes":[46],"a":[47,93,107,148],"novel":[48],"architecture":[49,96,105,203],"an":[54,207],"FPGA":[55],"motivated":[58],"by":[59],"industrial":[60],"applications":[61],"low":[64,68],"power,":[65],"high":[66,108],"reliability,":[67],"cost,":[69],"long-term":[71],"Due":[74],"to":[75,90,114,209],"resource":[76],"constraints":[77],"architectural":[79],"constructs,":[80],"many":[81],"traditional":[82],"concepts":[85],"do":[86],"not":[87],"translate":[88],"well":[89,205],"FPGAs;":[91],"hence,":[92],"crafted":[97],"specifically":[98],"FPGAs":[100],"needed.":[102],"proposed":[104],"provides":[106],"degree":[109],"scalability":[111],"flexibility":[113],"allow":[115],"customization":[116],"unique":[118,138],"applications,":[119],"it":[121],"features":[123],"the":[124,144,152,196,202,215],"migration":[125],"technology":[127],"previously":[129],"has":[130],"been":[131],"used":[132],"packet":[135,140],"processing.":[136],"multi-threaded":[139],"engine":[142],"accelerates":[143],"line":[145],"rasterization":[146],"with":[147,188],"careful":[149],"partitioning":[150],"across":[154],"software":[155],"hardware.":[157],"baseline":[159],"architecture,":[160],"which":[161],"be":[163,171],"scaled":[164],"higher":[166],"performance":[167],"through":[168],"parallelisms,":[169],"will":[170,193],"capable":[172],"rasterizing":[174],"over":[175],"50":[176],"million":[177],"pixels":[178],"per":[179],"second":[180],"--":[181],"more":[182],"than":[183],"enough":[184],"any":[186],"application":[187],"XGA":[189],"resolution.":[190],"Future":[191],"work":[192],"focus":[194],"on":[195,214],"complete":[197],"implementation":[198],"optimization":[200],"as":[204,206],"extension":[208],"support":[210],"general-purpose":[211],"computations":[212],"(GPGPU)":[213],"FPGA-based":[216],"processor.":[218]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}