{"id":"https://openalex.org/W1992558167","doi":"https://doi.org/10.1145/1723112.1723161","title":"Towards 5ps resolution TDC on a dynamically reconfigurable FPGA (abstract only)","display_name":"Towards 5ps resolution TDC on a dynamically reconfigurable FPGA (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W1992558167","doi":"https://doi.org/10.1145/1723112.1723161","mag":"1992558167"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723161","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010288304","display_name":"Marc-Andr\u00e9 Daigneault","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Marc-Andre Daigneault","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al, Montreal, PQ, Canada","Ecole Polytechnique de Montreal, Montreal, PQ, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al, Montreal, PQ, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Ecole Polytechnique de Montreal, Montreal, PQ, Canada#TAB#","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067086966","display_name":"Jean\u2010Pierre David","orcid":"https://orcid.org/0000-0002-7707-0483"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jean Pierre David","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al, Montreal, PQ, Canada","Ecole Polytechnique de Montreal, Montreal, PQ, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al, Montreal, PQ, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Ecole Polytechnique de Montreal, Montreal, PQ, Canada#TAB#","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010288304"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07633645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8750650882720947},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7873802185058594},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6680014133453369},{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.6330578923225403},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5331847667694092},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4270077049732208},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36127057671546936},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.123328298330307}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8750650882720947},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7873802185058594},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6680014133453369},{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.6330578923225403},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5331847667694092},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4270077049732208},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36127057671546936},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.123328298330307},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1723112.1723161","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:41497","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/41497/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1974009805","https://openalex.org/W1996874179","https://openalex.org/W2050479057","https://openalex.org/W2102674458","https://openalex.org/W2138616926","https://openalex.org/W2147196983","https://openalex.org/W2154658572","https://openalex.org/W2157340458","https://openalex.org/W2163805454","https://openalex.org/W2164727176","https://openalex.org/W2166268103","https://openalex.org/W2536683844","https://openalex.org/W6729052700"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2361654132","https://openalex.org/W4249632163"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,23,65],"implementation":[4,68],"of":[5,46],"a":[6,13,58],"high":[7],"resolution":[8,42],"time-to-digital":[9],"converter":[10],"(TDC)":[11],"on":[12,22,57],"dynamically":[14],"reconfigurable":[15],"FPGA.":[16],"The":[17,34,54],"TDC":[18,67],"architecture":[19],"is":[20],"based":[21],"Vernier":[24],"method":[25],"using":[26],"two":[27],"ring":[28],"oscillators":[29,36],"with":[30,40],"slightly":[31],"different":[32],"frequencies.":[33],"proposed":[35,66],"can":[37,69],"be":[38],"calibrated":[39],"picoseconds":[41],"by":[43],"taking":[44],"advantage":[45],"partial":[47],"reconfiguration,":[48],"and":[49,79],"moreover":[50],"recalibrated":[51],"over":[52],"time.":[53],"results":[55],"obtained":[56],"Xilinx":[59],"Virtex-II":[60],"Pro":[61],"FPGA":[62],"show":[63],"that":[64],"achieve":[70],"unprecedented":[71],"resolutions":[72],"(on":[73],"FPGA)":[74],"as":[75,77],"low":[76],"5ps":[78],"precisions":[80],"up":[81],"to":[82],"25ps.":[83]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2016-06-24T00:00:00"}