{"id":"https://openalex.org/W1996208208","doi":"https://doi.org/10.1145/1723112.1723160","title":"A multi-FPGA based platform for emulating a 100m-transistor-scale processor with high-speed peripherals (abstract only)","display_name":"A multi-FPGA based platform for emulating a 100m-transistor-scale processor with high-speed peripherals (abstract only)","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W1996208208","doi":"https://doi.org/10.1145/1723112.1723160","mag":"1996208208"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723160","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114100372","display_name":"Huandong Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Huandong Wang","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017334961","display_name":"Xiang Gao","orcid":"https://orcid.org/0000-0003-3618-043X"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiang Gao","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036492388","display_name":"Yunji Chen","orcid":"https://orcid.org/0000-0003-3925-5185"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunji Chen","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080968098","display_name":"Danling Tang","orcid":"https://orcid.org/0000-0002-4645-8688"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dan Tang","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080211059","display_name":"Weiwu Hu","orcid":"https://orcid.org/0000-0001-9408-9672"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiwu Hu","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5114100372"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54331695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"283"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8030523061752319},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7767922878265381},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6810911893844604},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6359365582466125},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5729185342788696},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5422803163528442},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.539309024810791},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5299219489097595},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.4666473865509033},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4601578712463379},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4444096088409424},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.352838933467865},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26647937297821045}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8030523061752319},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7767922878265381},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6810911893844604},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6359365582466125},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5729185342788696},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5422803163528442},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.539309024810791},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5299219489097595},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.4666473865509033},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4601578712463379},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4444096088409424},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.352838933467865},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26647937297821045},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723160","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723160","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W119599369","https://openalex.org/W1578711114","https://openalex.org/W1989016096","https://openalex.org/W2022807575","https://openalex.org/W2028014423","https://openalex.org/W2030959856","https://openalex.org/W2032829170","https://openalex.org/W2034823881","https://openalex.org/W2066339098","https://openalex.org/W2082705956","https://openalex.org/W2088391469","https://openalex.org/W2104262876","https://openalex.org/W2126284953","https://openalex.org/W2140370341","https://openalex.org/W2160573804","https://openalex.org/W2161614117","https://openalex.org/W2482506612"],"related_works":["https://openalex.org/W2007173547","https://openalex.org/W2997602288","https://openalex.org/W2152649261","https://openalex.org/W200899231","https://openalex.org/W2356927082","https://openalex.org/W2905116260","https://openalex.org/W2382673458","https://openalex.org/W3162338610","https://openalex.org/W2376218453","https://openalex.org/W2050556089"],"abstract_inverted_index":{"This":[0,16],"paper":[1],"describes":[2],"a":[3,166,230],"multi-FPGA":[4,79,106,212],"based":[5,80,107,213],"platform":[6,17,81,214],"for":[7,234],"emulating":[8],"the":[9,26,31,78,93,101,105,116,120,157,185,192,197,219],"Loongson-2G":[10,27,207],"micro-processor":[11],"on":[12,204,210,228],"different":[13,152],"mother":[14],"boards.":[15],"is":[18,30,179,208],"developed":[19,98,180],"targeting":[20],"at":[21],"verification":[22,235],"and":[23,63,141,181,196,236],"evaluation":[24,202],"of":[25,34,72,119,137,173,206],"micro-processor,":[28],"which":[29,82],"next":[32],"generation":[33],"Loongson-2":[35],"family,":[36],"composed":[37],"by":[38,147,168,188],"one":[39,50,55,59],"four-issue,":[40],"out-of-order":[41],"execution":[42],"way":[43],"64-bit":[44],"MIPS-compatible":[45],"processor":[46],"core":[47],"named":[48],"GS464,":[49],"1M":[51],"byte":[52],"secondary":[53],"Cache,":[54],"HyperTransport":[56,138],"IO":[57,68,139],"interface,":[58],"DDR2/3":[60,142],"memory":[61,143],"interface":[62,144],"some":[64],"other":[65],"low":[66],"speed":[67,135],"interfaces.":[69],"Most":[70],"parts":[71],"this":[73,211],"micro-process":[74],"are":[75,97,113,145],"mapped":[76],"into":[77,104,131],"consists":[83],"two":[84,132],"Vertex-5":[85],"330":[86],"FPGA":[87,164,178,198],"chips.":[88],"Semi-custom":[89],"partitioning":[90],"tactics":[91],"within":[92],"entire":[94],"design":[95,232],"flow":[96],"to":[99,115,124,128,161,183],"synthesize":[100],"whole":[102],"designed":[103],"platform.":[108],"Modifications":[109],"in":[110,122,163,177],"architectural":[111],"level":[112],"applied":[114],"original":[117],"architecture":[118],"chip,":[121],"order":[123],"make":[125],"it":[126],"easy":[127],"be":[129],"partitioned":[130],"parts.":[133],"High":[134],"SEDES":[136],"link":[140],"emulated":[146],"using":[148],"several":[149],"clocks":[150],"with":[151,171],"clock":[153],"phases.":[154],"To":[155,218],"resolve":[156],"problem":[158,186],"that":[159],"hard":[160],"debug":[162,184],"system,":[165],"method":[167],"software":[169],"probe":[170],"help":[172],"injected":[174],"hardware":[175],"modules":[176],"used":[182,233],"causing":[187],"behavior":[189],"mismatching":[190],"between":[191],"ASIC":[193],"ram":[194,199],"block":[195],"block.":[200],"Some":[201],"work":[203,227],"performance":[205],"done":[209],"as":[215],"pre-silicon":[216],"test.":[217],"authors'":[220],"knowledge,":[221],"there":[222],"has":[223],"been":[224],"no":[225],"previous":[226],"such":[229],"big":[231],"evaluation.":[237]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}