{"id":"https://openalex.org/W2090850411","doi":"https://doi.org/10.1145/1723112.1723145","title":"Building a faster boolean matcher using bloom filter","display_name":"Building a faster boolean matcher using bloom filter","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2090850411","doi":"https://doi.org/10.1145/1723112.1723145","mag":"2090850411"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723145","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101879419","display_name":"Chun Zhang","orcid":"https://orcid.org/0000-0002-8441-8679"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chun Zhang","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, NS, China","State Key Lab of ASIC and System, Fudan University, Shanghai, NS, China#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, NS, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, NS, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100721270","display_name":"Yu Hu","orcid":"https://orcid.org/0000-0001-8818-4075"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yu Hu","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Alberta, Alberta, Canada","[Electrical and Computer Engineering Department, University of Alberta, Alberta, Canada]"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Alberta, Alberta, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"[Electrical and Computer Engineering Department, University of Alberta, Alberta, Canada]","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002732486","display_name":"Lingli Wang","orcid":"https://orcid.org/0000-0002-0579-3527"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China","State Key Lab of ASIC & System, Fudan University, Shanghai, China#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008695429","display_name":"Lei He","orcid":"https://orcid.org/0000-0002-5266-3805"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["Electrical Engineering Department, UCLA, USA, Los Angeles, USA","Electrical Engineering Department, UCLA, USA, Los Angeles, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, UCLA, USA, Los Angeles, USA","institution_ids":[]},{"raw_affiliation_string":"Electrical Engineering Department, UCLA, USA, Los Angeles, USA#TAB#","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108582576","display_name":"Jiarong Tong","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiarong Tong","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China","State Key Lab of ASIC & System, Fudan University, Shanghai, China#TAB#"],"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China#TAB#","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101879419"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73421991,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"185","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9797000288963318,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bloom-filter","display_name":"Bloom filter","score":0.8512855768203735},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8154853582382202},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6655856966972351},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6283621788024902},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.5610367655754089},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5498046875},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5436290502548218},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5104986429214478},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5045806169509888},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.486757755279541},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.48219266533851624},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.47542598843574524},{"id":"https://openalex.org/keywords/boolean-expression","display_name":"Boolean expression","score":0.4732390344142914},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.42963922023773193},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.4294382631778717},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40905943512916565},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38659587502479553},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16906824707984924},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1037522554397583},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07749193906784058}],"concepts":[{"id":"https://openalex.org/C147224247","wikidata":"https://www.wikidata.org/wiki/Q885373","display_name":"Bloom filter","level":2,"score":0.8512855768203735},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8154853582382202},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6655856966972351},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6283621788024902},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.5610367655754089},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5498046875},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5436290502548218},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5104986429214478},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5045806169509888},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.486757755279541},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.48219266533851624},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.47542598843574524},{"id":"https://openalex.org/C158465420","wikidata":"https://www.wikidata.org/wiki/Q1979515","display_name":"Boolean expression","level":3,"score":0.4732390344142914},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.42963922023773193},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.4294382631778717},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40905943512916565},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38659587502479553},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16906824707984924},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1037522554397583},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07749193906784058},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1723112.1723145","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2003435315","https://openalex.org/W2012999122","https://openalex.org/W2039485990","https://openalex.org/W2063730370","https://openalex.org/W2099134576","https://openalex.org/W2108508582","https://openalex.org/W2115967254","https://openalex.org/W2123845384","https://openalex.org/W2133743520","https://openalex.org/W2134060873","https://openalex.org/W2159111323","https://openalex.org/W2163492764","https://openalex.org/W3143673400","https://openalex.org/W4247200807"],"related_works":["https://openalex.org/W1976822807","https://openalex.org/W1568384982","https://openalex.org/W2963063357","https://openalex.org/W1953235205","https://openalex.org/W2149693580","https://openalex.org/W2786101043","https://openalex.org/W2063425181","https://openalex.org/W83199760","https://openalex.org/W4377865033","https://openalex.org/W2728195892"],"abstract_inverted_index":{"Boolean":[0,18,44,102,114],"matching":[1,45],"is":[2,65,104],"one":[3,109],"of":[4,43,72,92,120],"the":[5,41,76,80,86,97,108,118,121],"most":[6],"important":[7],"fundamental":[8],"algorithms":[9],"in":[10],"FPGA":[11],"synthesis":[12],"and":[13,33],"architecture":[14],"evaluations.":[15],"However,":[16],"existing":[17],"matchers":[19],"for":[20],"FPGAs,":[21],"even":[22],"with":[23,58,99,110],"numerous":[24],"improvements,":[25],"are":[26],"still":[27],"not":[28],"scalable":[29],"to":[30,39,66],"complex":[31],"PLBs":[32],"large":[34,70],"circuits.":[35],"This":[36],"paper":[37],"aims":[38],"improve":[40],"efficiency":[42],"using":[46],"lookup":[47],"tables":[48,57],"implemented":[49],"by":[50],"Bloom":[51,77],"filters,":[52],"which":[53],"can":[54],"store":[55],"terabyte-lookup":[56],"a":[59,69,89],"desktop":[60],"PC.":[61],"The":[62],"key":[63],"improvement":[64],"efficiently":[67],"prune":[68],"set":[71],"non-implementable":[73],"functions":[74],"use":[75],"filter.":[78],"Using":[79],"area-oriented":[81],"re-synthesis":[82,98],"as":[83],"an":[84,111],"application,":[85],"experiments":[87],"on":[88],"broad":[90],"selection":[91],"benchmark":[93],"sets":[94],"show":[95],"that":[96],"our":[100],"improved":[101],"matcher":[103],"18X":[105],"faster":[106],"than":[107],"optimized":[112],"SAT-based":[113],"matcher,":[115],"while":[116],"preserving":[117],"quality":[119],"re-synthesizer.":[122]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}