{"id":"https://openalex.org/W2114464619","doi":"https://doi.org/10.1145/1723112.1723141","title":"FPGA power reduction by guarded evaluation","display_name":"FPGA power reduction by guarded evaluation","publication_year":2010,"publication_date":"2010-02-21","ids":{"openalex":"https://openalex.org/W2114464619","doi":"https://doi.org/10.1145/1723112.1723141","mag":"2114464619"},"language":"en","primary_location":{"id":"doi:10.1145/1723112.1723141","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071220142","display_name":"Chirag Ravishankar","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chirag Ravishankar","raw_affiliation_strings":["University of Toronto, Toronto, ON, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102812429"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.6469,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.90510159,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"157","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7662160396575928},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7623326778411865},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6224272847175598},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5975732207298279},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5803648233413696},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5690492391586304},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.562402069568634},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4734843969345093},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35679394006729126},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11681801080703735},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11466243863105774},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08466842770576477}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7662160396575928},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7623326778411865},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6224272847175598},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5975732207298279},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5803648233413696},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5690492391586304},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.562402069568634},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4734843969345093},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35679394006729126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11681801080703735},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11466243863105774},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08466842770576477},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1723112.1723141","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1723112.1723141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.469.1702","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.469.1702","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://individual.utoronto.ca/chiragrs/fpga_2010.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1719300925","https://openalex.org/W1977850862","https://openalex.org/W1985457698","https://openalex.org/W1993932586","https://openalex.org/W2094806828","https://openalex.org/W2100465945","https://openalex.org/W2100955320","https://openalex.org/W2101356024","https://openalex.org/W2105355057","https://openalex.org/W2115283580","https://openalex.org/W2118988958","https://openalex.org/W2120624822","https://openalex.org/W2121882537","https://openalex.org/W2126814059","https://openalex.org/W2131279316","https://openalex.org/W2137917061","https://openalex.org/W2139637699","https://openalex.org/W2142357219","https://openalex.org/W2152001402","https://openalex.org/W2154275811","https://openalex.org/W2165788555","https://openalex.org/W2170510975","https://openalex.org/W4239323126"],"related_works":["https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W4241418540","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W1508895727","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"Guarded":[0,70],"evaluation":[1,71,91,130,178],"is":[2,38,131],"a":[3,12,66,110,139,155],"power":[4,190],"reduction":[5],"technique":[6,85,108],"that":[7,43,62,112,176],"in-volves":[8],"identifying":[9],"sub-circuits":[10],"(within":[11],"larger":[13,149],"circuit)":[14],"whose":[15],"inputs":[16,141],"can":[17,142,179,188],"be":[18,143],"held":[19,144],"constant":[20],"(guarded)":[21],"at":[22,56],"specific":[23,135],"times":[24],"dur-ing":[25],"circuit":[26],"operation,":[27],"thereby":[28],"reducing":[29],"switching":[30,181],"activity":[31,182],"and":[32,102,187],"lowering":[33],"dynamic":[34],"power.":[35],"The":[36,125],"concept":[37],"rooted":[39],"in":[40,79,109,128,132,167,192],"the":[41,60,84,97,107,123,134,148,168,193],"property":[42],"under":[44,137],"certain":[45],"conditions,":[46],"some":[47],"signals":[48,65],"within":[49,122],"digital":[50],"designs":[51],"are":[52],"not":[53],"\u201cobservable":[54],"\u201d":[55,166],"design":[57],"outputs,":[58],"mak-ing":[59],"circuitry":[61,121],"generates":[63],"such":[64],"candidate":[67],"for":[68,76],"guarding.":[69],"has":[72],"been":[73],"demonstrated":[74],"successfully":[75],"custom":[77],"ASICs;":[78],"this":[80,159],"paper,":[81],"we":[82,105],"apply":[83,106],"to":[86,96,158],"FPGAs.":[87],"In":[88],"ASICs,":[89],"guarded":[90,129,177],"entails":[92],"adding":[93],"additional":[94],"hardware":[95],"design,":[98],"increasing":[99],"sili-con":[100],"area":[101,115],"cost.":[103],"Here,":[104],"way":[111],"imposes":[113],"minimal":[114],"overhead":[116],"by":[117,183,196],"leveraging":[118],"existing":[119],"unused":[120],"FPGA.":[124],"primary":[126],"challenge":[127],"determining":[133],"condi-tions":[136],"which":[138],"sub-circuit\u2019s":[140],"con-stant":[145],"without":[146],"impacting":[147],"circuit\u2019s":[150,169],"functional":[151],"cor-rectness.":[152],"We":[153],"propose":[154],"simple":[156],"solution":[157],"problem":[160],"based":[161],"on":[162,185],"discovering":[163],"\u201cnon-inverting":[164],"paths":[165],"AND-inverter":[170],"graph":[171],"representation.":[172],"Experimental":[173],"results":[174],"show":[175],"reduce":[180,189],"22%,":[184],"average,":[186],"consumption":[191],"FPGA":[194],"interconnect":[195],"14%.":[197]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}